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ABSTRACT
_H A set of test "modules" for verifying the quality of a CMOS process at the end of
the wafer fabrication is documented. By electrical testing of specific structures,
over thirty parameters are collected characterizing interconnects, dielectrics, con-
tacts, transistors, and inverters. Each test module contains a specification of its
purpose, the layout of the test structure, the test procedures, the data reduc-
tion algorithms, and exemplary results obtained from 3-, 2-, or 1.6-micrometer
CMOS/bulk processes. The document is intended to establish standard process
qualification procedures for Application Specific Integrated Circuits (ASICs).
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PREFACE
The described procedures have evolved through their use in qualifying Applica-
tion Specific Integrated Circuits (ASICs) fabricated through the USC/ISI MOSIS
Project. Besides this Process Monitor, test chips for defect, parametric yield, and
reliability analyses are under development at JPL.
The layout of the test structures of this Process Monitor is available from JPL
on magnetic tape in CIF or Calma/GDSII format for selected CMOS/Bulk tech-
nologies. Presently 1.2-, 1.6-, 2,0-, and 3.0-/zm processes are supported using
MOSIS design rules. The authors invite critical comments and suggestions for
improvement of this publication.
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Chapter 1
Introduction
This publication describes a CMOS Process Monitor for wafer level testing at the
end of the wafer fabrication process. The test structures provide a "snapshot"
of important process and device parameters and are key to the qualification of
accompanying Application Specific Integrated Circuits (ASICs). The modular
design of the structures allows for their placement in available space oil ASIC
wafers, including in saw kerfs. A Process Monitor Test Strip has been fabricated
in 3.0-, 2.0-, 1.6-, and 1.2-#m CMOS/Bulk since 1982 through the USC/ISI MO-
SIS Project and used as a qualification tool for ASICs. The goal of this publication
is to establish one part of a "workmanship" standard for ASIC qualification. It is
aimed at design and test engineers with at least an undergraduate education. Pub-
lications specifying complementary test procedures for defect, parametric yield,
and reliability analyses are in preparation.
The present publication contains a description of the procedures for designing,
testing, and analyzing the following test structures:
1. Split-Cross-Bridge Resistor
2. Contact Resistor
3. MOSFET Capacitor
4. Field-oxide MOSFET
5. MOSFET: Gross parameters
6. MOSFET Quartet: Model parameters
7. Inverter
8. Ring Oscillator I
9. Timing Sampler t
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The process and device parameters that are extracted from each structure are
listed in Table 1.1. An overview of the test structure layout is given in Figs. 1.1
and 1.2 by a plot of the CMOS/Bulk Test Strip. All test structures are modular in
design using 2 x N probe pad arrays. The details of the standard probe pad array
(No. 1) and a compressed probe pad array (No. 2) are shown in Appendix A. For
pad identification, a modular counting system is recommended which assigns odd
numbers (1,3,...,2N- 1) to the lower row of pads and even numbers (2,4,..., 2N)
to the upper row counting from left to right.
The description of each test structure is contained within a test module that
includes the following elements:
1. Test module name and structure size
2. Purpose of the test structure
List of extracted process/device parameters
3. Geometrical description/design principles
List of critical design parameters
4. Test procedure
4.1 Circuit diagram
4.2 Test conditions
List of test input/output parameters
4.3 Data reduction algorithms
List of auxiliary process/device parameters
5. Test results
List of extracted parameter values
6. References and further reading
In this publication the test module name is given in tile chapter heading. The size
is given in terms of required terminals, i.e., number of probe pads. For structures
which do not fit in the space between the pads, the additional external space
requirement is roughly estimated in an equivalent number of pads.
The purpose of the test module is generally stated by a list of process or device
parameters which we want to extract. (Intermediate parameters are listed in
parentheses.)
The geometrical description is given in terms of layer/mask names used by
_These more complex test structures are somewhat beyond the scope of a process monitor.
Furthermore, their design depends quite on the specific process and its rules. They are, therefore,
treated here rather briefly, and the interested reader should refer to the cited literature.
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Table 1.1: Parameters Extracted from the CMOS Process Monitor
Test Structure Parameter Parameter Name
Split-Cross-Bridge R° Sheet resistance
Resistor We, S, Minimum linewidth, spacing
Pc Pitch
QP Quality factor
•i•il
• !i
Contact Resistor Rt Interfacial contact resistance
p Interfacial contact resistivity
MOSFET Capacitor Tox Gate oxide thickness
CIox Gate-oxide capacitance/area
C_o Gate-overlap capacitance/length
Field-Oxide MOSFET _TTfield Field oxide threshold voltage• j
MOSFET:
Gross Parameters
IDSo/]
IDBleak
IGBleak
IDson
_)Bbd
Channel leakage current
Drain diode leakage current
Gate leakage current
Transistor on current
Drain diode breakdown voltage
i:i
MOSFET Quartet:
Model Parameters
(Main parameters,
complete list
in Table 7.1)
g k'
AL, AW
6
£
8,8B,71
Mo
Vit
VrBo
Intrinsic conduction factor
Decrease in channel length, width
Secondary body coefficient
Velocity saturation coeff.
Gate-field, Body-voltage, Drain-
field mobility degradation coeff.
Channel length modulation coeff.
Body effect, Body-current, M-
factor body effect coeff.
Intrinsic M-factor
Interface trap voltage
Flatband voltage less V,t
Inverter Vl'inv
VoL, VoI 
G
V.,.
Inverter threshold voltage
Inverter output voltages
Inverter gain
Inverter noise margin
Ring Oscillator - Gate delay
Timing Sampler - Inverter propagation delay
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Figure 1.1: CMOS 'bulk test strip based on probe pad array No. 1, Part 1
1-4
r----- RING OSCILLATOR
t_ 31 Stages
H
p-Poly
CONTACT RESISTORS
L._. n-Diffusion /
p-CHANNEL TRANSISTORS
HHH
,n-CHANNEL TRANSISTORS
HHH
Figure 1.2: CMOS/bulk test strip based on probe pad array No. 1, Part 2
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DEVICE
MEASURE
FIXED
SOURCE
VARIABLE
SOURCE
DC
CURRENT
AC
"r'
'r/
PULSE DC
v+
VOLTAGE
AC PULSE
NOTE: SUBSCRIPT r IMPLIES AN rms (ROOT MEAN SQUARE
VALUE) AND SUBSCRIPT p IMPLIES A PEAK VALUE
Figure 1.3: Electrical Symbols for Current, Voltage, Measure, and Source Devices.
MOSIS for the P-well process. Conversion to N-well or twin-well is left to the
reader. MOSIS' layer definitions and design rules are given in Appendix B. Note
specifically that ACTIVE means an area under thin oxide, which becomes N +-
doped (e.g., source/drain of a transistor) except under POLY (e.g., gate of transis-
tor), where it has the doping of the N-bulk or P-well, and under SELECT, where
it becomes P+-doped. The geometrical description is accompanied by a list of
critical design parameters. Some parameters are given in multiples of _, where 2A
is the minimum gate length of the process, e.g., A = 0.6 #m for a 1.2-/zm process.
The circuit diagrams contain a symbolic or equivalent circuit representation of
the device under test connected to symbolized measurement instruments. The
symbols used in this publication are listed in Figs. 1.3 to 1.4. Where possible,
the symbols were taken from an IEEE standard [1.1]. Where a symbol could not
be found, a commonly used symbol is indicated.
The data reduction algorithms start with the listed test output parameters and the
auxiliary process/device parameters as input and generate values for the extracted
process/device parameters listed in the "purpose" section.
Finally, exemplary test results are given as an orientation to the test engineers in
judging their own data.
1-6
CIRCUIT ELEMENT SYMBOL
1. POWER TERMINATION
2. GROUND TERMINATION
3. WIRE INTERCONNECT
4. WIRE CROSSING
-_ OR
Figure 1.4: Electrical Symbols for Wire Crossing, Interconnect, and Terminations.
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2DEVICE NAME SYMBOL
1. RESISTOR
2. CAPACITOR
• 3. DIODE
4. n'MOSFET
5. p-MOSFET
6. INVERTER
G
q-
____D
B
D
G B
Figure 1.5: Electrical Symbols for Devices.
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rREFERENCE:
1.1 Electrical and Electronics Graphic Symbols and Reference Designations, IEEE,
New York (1987)
r
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Chapter 2
Split-Cross-Bridge Resistor
2.1. TEST MODULE: The Split-Cross-Bridge Resistor is an 8-terminal structure
fitting completely within a 2 x 4 pad array.
2.2. PURPOSE: Split-Cross-Bridge Resistors are used to measure sheet resistance
as well as width, spacing, and pitch of conducting lines designed to their minimum
rule. One structure is needed for each conducting layer, i.e., the polysilicon layer,
the (junction isolated) diffused layers, and the metal layers. The relative deviation
of the extracted pitch from the designed one serves as a quality factor indicating
geometry-dependent processing and/or other problems like a magnification error,
lack of homogeneity in sheet resistance or linewidth, and probe/instrument errors.
The extracted parameters are listed in Table 2.1. The extracted values of the
geometrical quantities have been given the index e in order to distinguish them
from the design values.
Table 2.1: Parameters extracted from Split-Cross-Bridge Resistor
Parameter Parameter Name
R8
(wb 
po
QP
Sheet resistance
Bridge linewidth)
Minimum design rule linewidth
Minimum design rule line spacing
Line Pitch
Quality Factor
2.3. GEOMETRICAL/DESIGN PRINCIPLES: The Split-Cross-Bridge Resistor
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[2.1], shown in Figure 2.1, consists of a van-der-Pauw cross [2.21 (left), a bridge
section (middle), and a split-bridge section (right). The split-bridge is layed out
so that design linewidth W and spacing S have the minimum dimensions set by
the design rules. The design line pitch is then P = W + S. The design linewidth
of the (unsplit) bridge must be layed out as Wb = 2W + S. The width of the
four arms of the cross is usually chosen as Wb, too. Four additional geometrical
Table 2.2: Critical design parameters for Split-Cross-Bridge Resistor
Parameter Parameter Name Value
W Split-bridge linewidth Minimum design rule
5' Split-bridge spacing Minimum design rule
Wb Bridge linewidth W + 2S
P Line Pitch W + S
rules must be followed when designing the Split-Cross-Bridge Resistor so that the
results are accurate to better than one percent [2.1]. Rule No. 1 requires that
the length of each of the four arms of the cross be at least twice the width of the
arm (Lc > 2Wb) [2.3]. This allows the use of the van-der-Pauw Equation (2.1)
for the sheet resistance. Rule No. 2 requires that the voltage taps of the bridges
(terminals 4 to 7) be of minimum width W and that the distances between the
taps (Lb and L,) be large enough so that the as-drawn distance between taps can
be used directly in the calculations. Rule No. 3 requires that the length of the
bridge voltage taps be at least twice the tap width. Rule No. 4 requires that the
separation of a voltage tap from a discontinuity in the line be at least twice the
linewidth. The critical design parameters are summarized in Table 2.2.
2.4. TEST PROCEDURE:
2.4.1. Sheet resistance, Re:
2.4.1.1. Circuit diagrams: The circuit diagrams shown in Figures 2.2 and 2.3
indicate that a current source is applied to two adjacent terminals of the van-der-
Pauw cross and a voltmeter is applied to the other two terminals. The remaining
terminals are allowed to float electrically.
2.4.1.2. Test conditions: Rs is determined from the average of four resistance
measurements. The first two resistances are determined by measuring V24, i.e.,
voltage between terminals 2 and 4, for 113 , i.e., a current between terminals 1 and
3, forced in each direction (Figure 2.2). The second two resistances are determined
analogously by measuring the voltage V34 for a current Ii 2 forced in each direction
(Figure 2.3). The magnitude of these "van-der-Pauw" currents is chosen the
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Figure 2.1: Layout of the Split-Cross-Bridge Resistor.
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V24
4 6
1
-- 3
113
Figure 2.2: Split-Cross-Bridge Resistor sheet resistance, Rs, measurement circuit,
configuration No. 1. (The van-der-Pauw structure has been represented by a
6-resistor network.)
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"_ 2
4 6
1 8
V34
Figure 2.3: Split-Cross-Bridge Resistor van-der-Pauw sheet resistance, /t,, mea-
surement circuit, configuration No. 2.
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same for all four van-der-Pauw voltage measurements so that only the magnitudes
of the four measured voltages need to be averaged. This current magnitude,
called I_, is adjusted so that the magnitude of the measured voltages is between
1 and 10 mV. This condition allows the voltage to be measured accurately with a
floating voltmeter having 1 #V resolution and also prevents spurious current flow
in junction-isolated layers due to junction forward biasing or junction breakdown.
A list of test input/output parameters is given in Table 2.3.
f •
Table 2.3: Test input/output parameters for Split-Cross-Bridge Resistor
Input parameter Value Output parameter
1,3 4-I_ v2.._(+I_)
I12 4-I_ v3_1(+I_)
I,s +h v4d +Ib), v_7(+Ib)
2.4.1.3. Data reduction algorithm: Rs is derived from the van-der-Pauw Equation
[2.2]:
K
- 4.53: --_ . (2.1)
Rs - In 2 I_ Iv
In this equation V, = (Iv_(+x_)l + Iv_,(-I_)l + Iv,.,(+I_)l + 1_,(-I,,)1)/4 is the
average magnitude of the van-der-Pauw voltages with Iv = 1_131-- II_1, of. Fig. 2.2
and Fig. 2.3.
2.4.2. Effective bridge linewidth, Wb_: This is an intermediate parameter needed
for the calculation of the effective line spacing and pitch, see below.
2.4.2.1. Circuit diagram: See Figure 2.4.
2.4.2.2. Test conditions: The bridge voltage V_s is measured between terminals
4 and 6 while a bridge current Ils is forced between terminals 1 and 8. The
magnitude of that bridge current is called I_ and is set so the measured voltage is
between 1 and10 mV. The procedure is repeated with the current reversed and
the voltage magnitudes averaged.
2.4.2.3. Data reduction algorithm: The effective bridge width Wb_ is derived from
RsLblb
Wb_ -- V_ ' (2.2)
where V_ = (IV46(+Ib)] + ]V_s(-It,)[)/2 is the average magnitude of the bridge
voltages and Ib = ]Its], cf. Figure 2.4, and Lb is the designed distance between
the taps shown in Figure 2.1.
2.4.3. Effective (split-bridge) linewidth, W_:
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V46
2
4 6
Figure 2.4: Split-Cross-Bridge Resistor bridge linewidth, W_, measurement cir-
cuit.
2.4.3.1. Circuit diagram: See Figure 2.5.
2.4.3.2. Test conditions: The split-bridge voltage Vsz is measured between termi-
nals 5 and 7 while a split-bridge current Ils is forced between terminals 1 and 8
with its current magnitude, I_, set so the measured voltage is between 1 and 10
mV. The procedure is repeated with the current reversed and the voltage magni-
tudes averaged.
2.4.3.3. Data reduction algorithm: The linewidth is
R_L_I_
We- 2V_ (2.3)
In this equation, V_ = (IV57(+I_)1 + IV57(-Is)])/2 is the average magnitude of the
split-bridge voltage with I_ = IIlsl , and L_ is the distance between the voltage
taps of the split bridge shown in Figure 2.1. Note the factor 2 in Eq. 2.3 indicating
that only one half of the external current is flowing through the tapped section of
the split-bridge.
2.4.4. Effective line spacing, Se, effective pitch, Pe, and quality factor Qp:
2.4.4.1. Data reduction algorithm: The effective line spacing is given by, cf.
Fig. 2.1,
S_ = W_ - 2We, (2.4)
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where Wsc and Wc are given by Eqs. 2.2 and 2.3, respectively. Similarly, the
effective pitch is
Pc = Wbc - We. (2.5)
As a quality check, the extracted pitch, Pc, is compared to the design pitch,
P = W + S = Wb -- W. The quality factor for the Split-Cross Bridge Resistor
expressed in percentage is
where Pc is given by Eq. 2.5.
P_-P
Qp- P × 100, (2.6)
2.5. TEST RESULTS: Exemplary test results are given in Table 2.4
Table 2.4: Results from Split-Cross-Bridge Resistors
Parameter Poly Metal N +-Diffusion
Rs [a/D] 16.8 39.3m 36.6
Wc (W)[#m] 2.08 (3.00) 4.36 (4.50) 5.45 (4.50)
& (S)[gml 3.92 (3.00) 4.61 (4.50) 3.57 (4.50)
Pc (P)[gm] 6.01 (6.00) 8.97 (9.00) 9.02 (9.00)
Qp [%] +0.2 -0.3 -0.2
2.6. REFERENCES:
2.1. M. G. Buehler and C. W. Hershey, "The Split-Cross-Bridge Resistor for Mea-
suring the Sheet Resistance, Linewidth, and Line Spacing of Conducting
Layers," IEEE Trans. Elec. Dev., ED-33, 1572 (1986)
2.2. L.J. van der Pauw, "A Method of Measuring Specific Resistivity and Hall
Effect of Discs of Arbitrary Shape," Philips Res. Rept., 13, 1 (1958)
2.3. M. G. Buehler, S. D. Grant, and W. R. Thurber, "Bridge and van der Pauw
Sheet Resistors for Characterizing the Line Width of Conducting Layers,"
J. Electrochem. Soc., 125,650 (1978)
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Chapter 3
Contact Resistor
3.1. TEST MODULE: Two structures are offered in this module, the 4-Terminal
D-Contact Resistor and the 6-Terminal L-Contact Resistor 1. The 4- and 6-
terminal structures fit completely within 2 x 2 and 2 x 3 pad arrays, respectively.
A criterion will be given by which it can be judged whether the more economic
4-terminal structure is sufficient.
3.2. PURPOSE: To determine the interracial resistance, t{1, of a contact between
two conducting layers and calculate the interracial resistivity, p, by multiplying
Rx with the area of the contact. In order to establish that p is a true process
parameter (i.e., independent of area), the resistances of at least two contacts with
different areas must be measured. The presented methods have been applied to
metal/poly, metal/diffusion, and metal/metal contacts. We found that, if properly
measured, p is usually indeed independent of area, except in undersized contacts.
However, mean and standard deviation of p, taken over a wafer, can vary widely
from wafer to wafer. For that reason we chose a method which measures directly
this critical parameter in contrast to the otherwise often used Transmission-Line
Tap Resistor, see, e.g., [3.3]. The extracted parameters are listed in Table 3.1.
tin this publication the labels D and L characterize the shape of the current/voltage taps
rather than their arrangement, of. the following sections. The use of these labels in this sense
is now common in the literature although not in accord with their origin, see, e.g., [3.3].
3-1
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Table 3.1: Extracted Contact Resistor Parameters.
Parameter Parameter Name
(R4D
(
RI
P
4-terminal D-contact resistance)
6-terminal L-contact resistance)
Interracial contact resistance
Interracial contact resistivity
3.3. 4-TERMINAL D-CONTACT RESISTOR:
3.3.1. Geometrical Description/Design Principles: The layout of the D-Contact
Resistor is shown in Figure 3.1. The square contact of length d is probed with a
voltage tap Vi and a current tap Ii in each of the two conducting layers (i = 1, 2).
The taps have the same width as the contact except in the vicinity of the contact,
where they widen to a "flange" allowing for misalignments between the conducting
layers and the contact window in the isolating dielectric layer. This dogbone shape
of the taps is the origin of the label D. With the current taps in line, as shown in
the figure, and flange widths, 61 and 62, approaching zero, the horizontal current
flow is approximately 1-dimensional, and the measured 4-terminal resistance, R4D
approaches the interfacial contact resistance, RI.
For finite flange widths, R4D is somewhat larger than RI due to lateral current flow
in the flanges around the contact. The dogbone design minimizes the flange effect;
however, the complex geometry has so far prohibited an analytical treatment
which would allow calculation of RI from R4D. The following criterion for the
validity of the approximation RI _ R4D has been derived from simulations [3.1],
[3.2], [3.3]: For the case where 61 = 62 = 6, the measured contact resistance R4D
differs from Rt by less than 20 percent, or 0.8R4i) < RI < R4D, provided
>3', (3.1)F = Rsl + Rs2
where Rsl and Rs2 are the sheet resistances of layers 1 and 2, respectively, and
3' = 0.65. This relation is plotted in Fig. 3.2. The shaded area is the region in
which R/:_ differs from Rv by less than 20 percent.
Noting in Eq. 3.1 that R4D _ RI = p/d 2, we obtain the smallest interracial
resistivity which can be reasonably measured with this test structure as
1_ "_E1.2./O.8
pmi. = 3"(Rsl + _s_ j_ _ • (3.2)
This Pmin should be minimized by designing d and 6 to the minimum dimensions
which are compatible with the process design rules and the structural requirements
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Figure 3.1: Layout of a metal-poly 4-Terminal D-Contact Resistor
of the D-Contact Resistor. We conclude the following set of design rules for the
4-Terminal D-Contact Resistor:
1. Design contact width d = drain, where drain is equal to the larger of the
folowing minimum design rules: contact width, first layer linewidth, and
secon'd layer linewidth.
2. Design flange widths 61 = _ = //r,i,,, where 6mi, is equal to the larger of the
minimum design rules for contact overlap in the two layers.
3. Design the tap widths W1 and W2 equal to the contact width d.
If Pmin is larger than the maximum value tolerable, e.g. in an ASIC, the D-
Contact Resistor should not be used. For metal-semiconductor contacts use the
6-Terminal L-Contact Resistor instead. For metal-metal contacts, see [3.5]. If the
area independence of p is to be established, a second contact resistor with twice
the minimum contact width is recommended. Table 3.2 summarizes the critical
design parameters.
The simulations which lead to formulas 3.1 and 3.2 were made for hypothetical
perfectly aligned contacts. Fortunately, effects on R4D of misalignments in op-
posite directions cancel each other to first order, so that the relations hold for
averages from samples with random misalignments. For individual 4-Terminal D-
Contact Resistors, the design flange width 6 in those formulas should be replaced
by an effective flange width of 2_ accounting approximately for the worst case of
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LR4D
Rsl + Rs2
100
10
0.1
0.8 R4D < R I < R 4D
0.01 I
0.1 1 10 100 1000
dla
Figure 3.2: Useful parameter zone for 4-Terminal D-Contact Resistors. In the
shaded area the measured and misalignment corrected 4-Terminal D-Contact Re-
sistance, R4o, equals the interfacial resistance, Rt, within 20 percent. For mea-
sured contact resistances from which misalignment effects have not been removed
the value of 6 should be replaced by 26.
Table 3.2: Critical design parameters for 4-Terminal D-Contact Resistor
Parameter Parameter Name Value
d
C, 62
W_,W_
Contact length = contact width dmi.[,2dr.i.]
Flange widths in layers 1,2 6,.i,,
Tap widths in layers 1,2 d
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misalignment.
In general,if the validity criterion, Eq. 3.1, for the 4-Terminal D-Contact Resistor
is not met, the results from that structure can be stated only in the form R1 < R4D.
This will usually be sufficient for metal-to-metal contacts.
3.3.2. Test Procedure:
3.3.2.1. Circuit diagram: See Figure 3.3.
V 2 R 2 R 2
R D
11 R 1 R 1 Vl
A
v
2
( V 2
Figure 3.3: Measurement of 4-terminal D-contact resistance, R4D
3.3.2.2. Test conditions: R4t) is determined from the average of two resistance
measurements. The resistances are determined by measuring the voltage Vl2 be-
tween points Vj and V2 for current forced in both directions between points Il
and/2. If the current magnitude, I, is the same in both the forward and reverse
directions, then the resistance can be determined from the average of the voltage
measurements. The magnitude of the current is adjusted so that the measured
voltage is between 1 and 10 inV. In the case of the metal-metal via, the higher
current density needed to achieve this voltage may cause Joule heating which
could affect the results. This possibility should be recognized in any test and an
upper current bound be set for the test. Joule heating can be identified by taking
resistance measurements at higher current levels and observing deviations in the
resistance from values taken at lower currents.
3.3.2.3. Data reduction algorithm: R4D is derived from the following equation:
VD
R4D -- I ' (3.3)
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+where VD = ([_2[) - (IV_2(+/)I + IV_2(-1)1)/2 and I is the current. The interfa-
cial resistance is estimated as RI _ R4D for F > 0.65. In the case where R4D has
not been misalignment corrected, F must be calculated with an effective flange
width of 26. For F < 0.65 the result should be stated as R1 < R40.
With the same restrictions for F the interfacial resistivity is estimated from
p = Rid 2 < R4D d2. (3.4)
Consideration should be given to the error which is introduced in the result by a
deviation of the true d from the designed contact width. A visual measurement
of d should be attempted.
3.4. 6-TERMINAL L-CONTACT RESISTOR:
3.4.1. Geometrical Description/Design Principles: The approach of the 6-Terminal
L-Contact Resistor is different from that of the D-Resistor by simplifying the ge-
ometry to an analytically tractable form at the expense of a somewhat larger
flange effect. However, the 6-Terminal L-Contact Resistor is restricted to metal/
semiconductor contacts. The structure is shown in Figure 3.4. As the resistance in
the metal layer is small compared to that in the semiconductor layer, Rs2 << Rsl,
voltage drops in the metal near the contact can be neglected. Consequently, only
one voltage tap and one current tap is provided in the metal layer and the exact
metal geometry is not critical although minimum rules are recommended. In the
semiconductor layer the width of the voltage or current probing taps has been
enlarged to W1 = d+ 61, giving the taps the shape of straight legs, which we label
L. Furthermore, there are now four taps in the semiconductor layer, which allow
current injection from opposite sides. The effect of misalignment of the contact
window with respect to the semiconductor layer, shown in the figure, can thus
be eliminated to first order. The design should of course be made with 6tl =
612 = 613 = 614 = 61. Although the effect of the flange on the measured con-
tact resistance will be removed analytically, the effect should be minimized by
design in the first place. As for the L-Contact Resistor holds a relation similar
to that of Eq. 3.1 (with 7=2.0), the flange effect is minimized by designing d and
61 to their minimum rules. Table 3.3 summarizes the critical design parameters
for the 6-Terminal L-Contact Resistor. Again, for the establishment of an area
independent p, a second contact resistor with d equaling twice the minimum rule
is recommended.
3.4.2. Test Procedure:
3.4.2.1. Circuit diagrams: See Figs. 3.5 and 3.6.
3.4.2.2. Test conditions: First a current I16 of magnitude I is applied between
terminals 1 and 6 in both directions, and the average magnitude of the voltages
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Figure 3.4: Structure of metal-semiconductor f-Terminal L-Contact Resistor.
Contact shown misaligned although designed with _lj = gl, j = 1,..,4. Size
of metal flange exaggerated for clarity of drawing.
Table 3.3: Critical design parameters for 6-Terminal L-Contact Resistor
Parameter Parameter Name Value
d Contact length = contact width minimum design rule [,x2]
_1 Flange width in layer 1 minimum design rules
W1 Tap width in layer 1 d + 2_1
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V25,16
116 _ V45,16
Figure 3.5: Measurement of 6-terminal L-contact resistance, R6L, configuration
No. 1. Semiconductor flange represented by 8-resistor network. Voltages V25,16
and V45,16 can be measured sequentially with one voltmeter.
V25,36
5
v
136 (_ V45,36
Figure 3.6: Measurement of 6-terminal L-contact resistance, R6L, configuration
No. 2
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between terminals 2 and 5 as well as 4 and 5, (IV_5,161) and (IV,5,161), respectively
recorded, cf. Fig. 3.5 and test procedure for the 4-terminal D-Resistor. Then the
current/.36 = +I is applied between terminals 3 and 6, resulting in the voltages
([V25,36[) and ([V.45,36[), cf. Fig. 3.6.
3.4.2.3. Data reduction algorithms: First the misalignment effect on the contact
resistance is eliminated by calculating the average
= (IV25..01)-4-(IV.ol) -4- + (1V45.36[)
41
(3.5)
This is to first order the contact resistance which would be measured if the contact
had a symmetrical flange of//1 = (//12 +//12 +//13 +//14)/4.
In the next step, the parasitic effect of the symmetrized flange is removed from
RSL with the help of the Thin-Film Model (TFM). The TFM assumes a functional
dependence as R6L(p, el, as1,//1). This function is (iteratively) inverted to calculate
p or RI = p/el 2 as described in the appendix of this chapter.
3.5. TEST RESULTS: Results for some contacts are listedin Table 3.4. The
auxiliaryparameters Rsl and as2 stem from Split-CrossBridge Resistor (SXB)
measurements. For d and 6 the design valueswcrc used. The uncertaintyin these
dimensions introduces a relativelylargepotentialerrorin the extracted interfacial
parameters. A probablyimproved estimate of 6 may be obtained by 6e =//-AW/2,
where AW = W - We is taken from a SXB measurement of the layer under
consideration. The table listsresultsfrom 4-Terminal D-Contact Resistors and
f-Terminal L-Contact Resistors.The results•in the table represent averages over
several chips for which random misalignmcnts were assumed. Of the two D-
Contact Resistorsonly the one making contact to N-diffusionhas a r > 0.65,i.e.,
large enough for sumciently error freeresults. In the case of the contact to N-
poly, the D-Contact Resistor allowsonly upper limitsof the interfacialparameters
to be extracted. The resultsfrom the f-Terminal L-Contact Resistor,although
from a smaller contact and from a differentrun, show an interfacialresistivityof
the N-poly contact far below the upper limit extracted from the 4-Terminal D-
Contact Resistor.It ishighly recommended to calculatehow uncertaintiesin the
dimensions propagate into the results.For the case of the 6-Terminal L-Contact
Resistor in the table,an error in g of 0.2 #m resultsin an error of about 22% in
the interfacialparameters. An error in d affectsobviously p much more directly
than RI.
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Table 3.4: Results from Contact Resistors
Run Con- d 6 R.ID R6L Rs1 Rs2 F RI p
M- tact [#m] [#m] [_] [_] [_/[:]] [_//[:]] [_] [_pm 2]
770 MND 3.0 1.5 6.1 15.5 35m 0.90 _ 6.1 _ 55
770 MNP 3.0 1.5 2.5 15.5 35m 0.37 <2.5 <23
95F MNP 1.6 0.8 4.9 24.1 50m 0.47 2.3 5.8
Contacts: MND = metal/N-poly, MND = metal/N-diffusion
3.6. APPENDIX: The Thin-Film-Model (TFM):
The approach of the TFM is to replace the original contact area with: a) an
equipotential core of dimension smaller than the contact and embedded in the
semiconductor layer, with the semiconductor layer being treated as a two dimen-
sional sheet; and b) a lumped resistor with a value equal to the interracial contact
resistance connected to the equipotential core region. After some simplifying
assumptions, the potential in the two dimensional sheet is solved by conformal
transformations. The upper layer is treated as an equipotential plane. The model
was derived in [3.4] for a 4-Terminal L-Contact Resistor; but the derivation shows
that it is valid for the 6-Terminal L-Contact Resistor without modification.
In the TFM, the measured contact resistance, R6L, is the sum of two parts, the
intrinsic contact resistance, Ri, and the parasitic resistance, R/l, due to the flange
in the semiconducting layer. Thus:
R6L = RI + RI,, (3.6)
where
and
R, = (3.7)
6,+As (3.8)Rfl = RSlarc°shTr x W1 '
with As given below. The parameters t and a are determined from
-- + v/b- 1 arccos b(1 - z) '
where
w1
b - 6, ÷ As ÷ 1, (3.10)
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A61
A_- WI-A'
Af = A - 2A_,
and LT is the transmission length given by
(3.11)
(3.12)
(3.13)
LT = V/p/Rs,, (3.14)
by requiring:
and
q(x=t-a)= WI--61--A/
_r(61+ As) (3.15)
61
q(a_ = t + a) -- 7r(6, + A_)" (3.16)
The inversion of Eq. 3.9 for a given q = qo can be achieved iteratively by starting
with Zotd = --1 and calculating successive improved values
q0
_new : XOldq(xOld).
(3.17)
The procedure is terminated when q(z,_,,,) approximates qo within 1%. The re-
sulting values for t and a are then substituted into Eq. 3.8 to determine Ryl.
Combining Eqs. 3.6 and 3.7:
P
R6L = -_ + Ry,. (3.18)
As Rf, is a function of p, Eq. 3.18 must be solved iteratively for p. For a measured
R6L = Ro, use of the false position rule is recommended with initial values pro = e,
where e is less than the minimum expected p, and phi = Ro x d 2 and with updates
P.¢w= Pro+ P"'- p'° IRe0- RsL(P,o)]. (3.19)R6L(ph,) -- R6L(p,o)
If R6L(P,_,o) < Ro, then set pro = P,_w else Phi : Pnew" This procedure is repeated
until [R6L(p,¢,,) -- Ro[ < _/, where _/is of the order of the measurement error of
the contact resistance.
3-11
ii!)
REFERENCES AND FURTHER READING:
M. Finetti, A. Scorzoni, and G. Soncini, "Lateral Current Crowding Effects
on Contact Resistance Measurements in Four Terminal Resistor Patterns,"
IEEE Electron Dev. Left., EDL-5_ 524 (1984)
3.2. W. J. C. Alexander and A. J. Walton, "Sources of Error in Extracting the
Specific Contact Resistance from Kelvin Device Measurements," Proc. IEEE
1988 Int. Conf. Microelectronic Test Structures, 1, 17 (1988)
3.3. A. Scorzoni and M. Finetti, "Metal/Semiconductor Contact Resistivity and
its Determination from Contact Resistance Measurements," Material Science
Reports, 3(2) 79, (1988)
3.4. U. Lieneweg and D. J. Hannaman, "New Flange Correction Formula Applied
to Interfacial Resistance Measurements of Ohmic Contacts to GaAs," IEEE
Electron Dev. Left., EDL-8,202 (1987)
3.5. U. Lieneweg and D. J. Hannaman,"Flange Correction to Four-Terminal Con-
tact Resistance Measurements," Proc. IEEE 1990 Int. Conf. Microelectronic
Test Structures, 3, 27 (1990)
3.6. S. J. Proctor, L. W. Linholm, and J. A. Mazer, "Direct Measurements of
Interracial Contact Resistance, End Contact Resistance, and Interracial Con-
tact Layer Uniformity," IEEE Trans. on Elec. Dev., ED-30_ No. 11, 1535
(1983)
3.7. S. J. Proctor and L. W. Linholm, "A Direct Measurement of Interracial Con-
tact Resistance," IEEE Elec. Dev. Left., EDL-3,294 (1982)
3-12
Chapter 4
MOSFET Capacitor
4.1. TEST MODULE: The MOSFET Capacitor is a 4-terminal structure con-
nected to a 2 x 2 pad array. As the Capacitor does not fit between the pads, a
total area equivalent to a 2 x 3 standard pad array is required, cf. Fig. 1.1.
4.2. PURPOSE: To extract the gate-oxide capacitance per unit area, C t and
O,T,
the overlap capacitance between gate and source and drain per unit length, C _
go
of MOS transistors. Further data reduction gives the gate-oxide thickness, Tox.
The two-sided reduction in gate length due to processing, AL, can be extracted
from two Capacitors with different gate lengths. The list of extracted MOSFET
Capacitor parameters is given in Table 4.1. The structure can also be used for
extraction of DC MOS transistor parameters.
Table 4.1: Extracted MOSFET Capacitor Parameters.
Parameter Parameter Name
Co/x
C;o
AL
Gate-oxide capacitance/unit area
Gate-to-source and drain overlap capacitance/unit length
Gate-oxide thickness
Reduction in gate length
4.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The MOSFET
Capacitor, shown in Figure 4.1, is an MOS transistor with a gate in the shape of
a large ring. The inner and outer radii of that ring are designed as R - L/2 and
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Figure 4.1: MOSFET Capacitor (closed geometry transistor)
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R + L/2, respectively, where L is the design length of the gate. Metal connectors
run from source, gate, drain, and body to the four terminal pads. In order to
reduce parasitic series resistances, the single contacts to source and drain shown
for simplicity in the figure should in reality be replaced by multiple minimum ge-
ometry contacts placed around the periphery of the gate in the source and drain
regions. The total gate area of the MOSFET should be sufficiently large to pro-
vide at least 1.0 pF total gate-oxide capacitance. The critical design parameters
are the radius of the gate, R, and the gate length, L. The MOSFET Capacitors
shown in Figure 1.1 for the 3-pro CMOS process have the critical dimensions of
R = 54 #m and L -- 6 or 24 pro. The critical design parameters for MOSFET
Capacitor are shown in Table 4.2
Table 4.2: Critical design parameters for MOSFET Capacitor
Parameter Parameter Name Recommended Value
R Gate radius _ 40 A
L(1), L(2) Gate lengths .._ 5, 15
4.4. TEST PROCEDURE:
4.4.1. Circuit diagram: In Figure 4.2 the MOSFET Capacitor is modeled by a net-
work of capacitors, part of which are switched on and off according to different bias
conditions, as explained below. The source and drain terminals are connected ex-
ternally and treated from now on as one terminal, labeled SOURCE/DRAIN. The
capacitances of interest are the gate-oxide capacitance, Cox, and the gate-overlap
capacitance, C.qo. The body capacitance, Cb, the source/drain diode capacitance,
Ca, the probe pad capacitance, Cgb, and the offset capacitance, Coil, are parasitic
capacitances. A DC voltage source, VGDS, and an AC voltage source, vs, are con-
nected in series to the GATE terminal; an AC ammeter, ira, is connected to the
SOURCE/DRAIN terminal; and an AC voltmeter, %m, is connected between the
GATE and SOURCE/DRAIN terminals.
4.4.2. Test conditions: In the test set-up shown in Figure 4.2 it is assumed that the
impedance of the AC voltmeter is high enough so that its measurement current
may be neglected. In addition, the impedance of the AC ammeter is assumed
to be very low so that the SOURCE/DRAIN terminal is a virtual ground. This
means that the current through Cd may be neglected. By grounding the BODY
and measuring the AC signal voltage, v,m, the effects of Cb, Ca, and Cgb can be
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Figure 4.2: Measurement of the gate-oxide and gate-overlap capacitances using
a MOSFET. When the body is inverted (Vcos = 5 V) switches $1 and $2 are
closed. When the body is depleted (VcDs = 0), only switch $1 is closed. When
the body is accumulated (VcDs = -5 V), both switches are open.
/
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neglected. The remaining parasitic capacitance, Co f f, is independent of the device
operating conditions and is measured as described below.
"Measured" capacitances are derived from
Cmea, = im/2 f,v,m, (4.1)
where f., is the frequency of the AC source. A typical value for the AC source
voltage is v8 = 100 mV(rms) with a frequency between 100 kHz and 1.0 MHz.
Commercial capacitance meters can be found which are based on the same prin-
ciple and provide the necessary circuitry ending in terminals usually labeled HI
and LO, cf. Fig. 4.2.
The capacitance between the gate and the source/drain is measured as a function
of the DC bias gate voltage, VVDS. In the three-point method described below
one measures the capacitance at three values of Vcos. The first capacitance, Cl,
is measured at VGD S = +VDD , the second, C2, at VvDs = O, and the third, C3, at
VcDs = --VDD, where, usually, VDD = 5 V. Test input/output parameters for the
MOSFET Capacitor are listed in Table 4.3.
Table 4.3: Test input/output parameters for MOSFET Capacitor
Input parameter Value Output parameter
f_ C [0.1, 1] MHz
v8 e [10, 100] mV(rms) i_ or C_e._
VGDS +VDD , _,'_0, --VDD 61, 62, C3
4.4.3. Data reduction algorithm: The data reduction algorithms are based on
the operating characteristics of the MOSFET as shown in Figure 4.3. Here, an
n-MOSFET is shown operating in strong inversion, depletion, and strong accu-
mulation.
The dependence of the measured capacitance on the gate bias is shown in Fig-
ure 4.4. Also indicated are the three key data points C1, C2, and C:3, which are
used to extract the desired capacitances. Care must be taken that C2 is measured
for the MOSFET biased in the depletion mode. It is suggested that a capacitance
versus voltage curve be plotted to verify the (weak) depletion at VC;DS = 0. (The
bias voltage for C2 should be 0.5 to 1.0 V below the onset of inversion, i.e., the
threshold voltage.)
When the MOSFET is in strong inversion, the oxide capacitance, Cox, is con-
4-5
nected to the source and drain terminals through the channel formed under the
gate as seen in Figure 4.3a; thus, the measured capacitance is
C, - C,. o,(Vcvs = +vvv) = Co / + + Co . (4.2)
When the MOSFET surface is depleted, the oxide capacitance is no longer con-
nected to the gate but is connected instead to the ground through Cb as seen in
Figure 4.3b; thus
C2 - Cm_s(VcDs = O) = Coil + Cao. (4.3)
Finally, when the MOSFET is strongly accumulated, the overlap capacitance is de-
coupled from the measurement terminals by depletion/inversion of the source/drain
pn junctions as shown in Figure 4.3c, giving
C, =_C..  ,(VCDS = --VDD)= (4.4)
Then Cox and Cgo are given simply by:
Cox = C, - C2
and
(4.5)
Cgo = C2 - C3. (4.6)
The gate-oxide capacitance/unit area is defined by C'ox = Cox gate-area. For the
annular geometry shown in Figure 4.1, the gate area is _'(R + L,/2) 2 - 7r(R -
L_/2) 2 = 2zRL,, where L, is the effective gate length and R is the designed mean
radius of the gate; thus
Cox (4.7)
C:X --
2_RL_
The effective gate length is L, = L - AL, where L is the as-drawn dimension and
AL is the two-sided reduction in the gate length due to processing. AL can be
determined by using two devices with the same radius but different L (L(1) and
L(2)), assuming AL and Co'x are the same for both devices. Then from Eq. 4.6
AL = L(1)Cox(2)- L(2)Cor(2)
Cox(2)-Cox(1) ' (4.8)
where Cox(i) and Cox(2) are the measured oxide capacitances of the first and sec-
ond device, respectively. As a second choice, the Split-Cross-Bridge Resistor (see
that chapter) can be used to determine AL; however, somewhat different results
are expected when the cross section of the gate conductor is not rectangular. As
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operation used to extract the gate-oxide and gate-overla, p ca pa, cita, nces.
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Table 4.4: MOSFET Capacitor results
Parameter Units 3#m CMOS p-well 1.6#m CMOS n-weU
CIox fF/#m 2 0.73 1.317
fFl#m 0.074 0.090
Tox nm 47.0 26.2
R _m 54 36
L _m 6,24 4,8
AL _m 1 0.44
Channel type n n
a last choice, AL = 0 is assumed.
The gate-overlap capacitance/unit length is given by C_o -: Cao/gate-perimeter,
where the gate-perimeter is 2_r(R + Le/2) + 27r(R- Le/2) = 4_rR, thus:
, Coo (4.9)C'go - 41rR"
Notice that C_o does not depend on AL.
The gate oxide thickness, Tox, is calculated from Co'_ = eo/To_, giving:
To_- eo (4.10)
where eo = e(Si02) = 34.515 × 10-6pF//_m.
4.5. TEST RESULTS: Typical results for MOSFET Capacitors fabricated by a
3-pro CMOS p-well and a 1.6-#m CMOS n-well process are given in Table 4.4,
where the 3-#m CMOS p-weU results follow from the data shown in Figure 4.4.
The above n-MOSFET discussion can be extended to a p-MOSFET by simply
changing the sign of VGDS.
FURTHER READING:
4.1. "Product Assurance Technology for Custom LSI/VLSI Electronics," Report
for period October 1985 - September 1987, JPL Publication 89-1 (1989)
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the Gate-Oxide Capacitances of MOSFETs," Proc. IEEE 1988 Int. Conf.
on Microelectronic Test Structures, 1, 45-48 (1988)
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Chapter 5
Field-Oxide Transistor
5.1. TEST MODULE: The Field-Oxide Transistor is a 4-terminal structure fitting
completely within a 2 x 2 pad array.
5.2. PURPOSE: To assure that the surface between MOSFETs is electrically
isolated, i.e., that, under normal conditions, no inversion channels are formed
under field oxide subjected to fields from crossing poly or metal lines. Onset of
surface conduction is characterized by the field-oxide threshold voltage, VTyi_td.
The Field-Oxide Transistor method is applied to regions with n-type and regions
with p-type doping under the field oxide. The absolute value of VTfiad should be
larger than the supply voltage, i.e., usually 5 V, by a safe margin.
5.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The layout is
shown in Figure 5.1. The channel length, L, should be minimum feature size.
However, the channel width, W, should be much greater than minimum feature
size, say W = 5L. The gate metal is designed to overlap the active region by a
distance Lgo to allow for misalignment and overetching effects. A recommended
value for Lgo is the poly-gate overlap design rule, denoted O:PAn in Table B2
(Appendix). Note that this overlap region becomes N+-doped when the gate is
metal. In the case of a poly gate, the overlap regions have the channel doping, but
will normally be inverted long before the surface under the field oxide inverts. This
is because the gate oxide is much thinner than the field oxide. Design parameters
for an n-channel Field-Oxide Transistor in 3-#m CMOS p-well technology are
listed with test parameters and a typical result in Table 5.1.
5.4. TEST PROCEDURE:
5.4.1. Circuit diagram: The circuit diagram shown in Figure 5.2 indicates that the
test set-up requires a current source for IDS and a voltmeter for the measurement
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Figure 5.1: . Layout of a four-terminal, metal-gate, n-channel Field-Oxide Tran-
sistor.
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Table 5.1: Field-Oxide MOSFET Parameters.
Extracted Parameter:
Parameter Name
VTlield Field-oxide threshold voltage
Critical Design Parameters:
Parameter Name Value
L Channel length Minimum feature
W Channel width 5L
Lao Gate overlap Design rule O:PAn
Test Input/Output Parameters:
Input Parameter Value Output Parameter
VBs 0
VDG 0
IDS 1 #A Vas
Result:
Parameter Type or Value
Gate material Metal
Channel n-type
Vrfiad 15 V
of YTfield. The bulk terminal is externally connected to the source terminal and
the gate terminal to the drain terminal.
5.4.2. Test conditions: For simplicity, we define the field-oxide threshold voltage,
VTflad, as the gate voltage at which a current IDS = 1 #A flows through the
channel of a Field-Oxide Transistor with W/L = 5. Actually, VTliad is measured
with the current source set to IDs = 1 #A while VBs = 0 and VGs = VDs. The last
condition ensures that the Transistor is operating in the saturation region. It may
happen that the gate oxide breaks down before the surface under the field oxide
becomes inverted. In such a case, the measured voltage represents a lower bound
for VT.tiad. If a distinction is needed, the current flowing into the gate should be
monitored.
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Figure 5.2: Field-oxide threshold voltage, VTfield , measurement circuit.
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Chapter 6
MOSFET Gross Parameters
6.1. TEST MODULE: The MOSFET Gross Parameters module uses a four-
terminal enhancement-mode MOSFET fitting completely within a 2 x 2 pad array.
The test can be applied to any of the four transistors of the MOSFET Quartet
described in the next chapter.
6.2. PURPOSE: To evaluate the gross parameters of the MOSFET which are
listed in Table 6.1.
Table 6.1: MOSFET Gross Parameters
Parameter Parameter Name
IDSoI]
IDBleak
IGBleak
IDSon
VD B_
VD B Gbd
Source-drain leakage current
Source and drain diode leakage current
Gate leakage current
Source-drain on current
Source and drain diode breakdown voltage
Source and drain isolation voltage
6.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The layout of
a four-terminal n-MOSFET in a p-well is shown in Figure 6.1. The MOSFET
elements are labeled as follows: S for source, D for drain, G for gate, and B for
body. The source and drain series resistances are designed to have a minimum
value by minimizing the distance between the contacts and the gate.
6.4. TEST PROCEDURE: All tests are described for n-MOSFETs. Measure-
ments of p-MOSFETs are performed by reversing the voltages applied to the
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Figure 6.1: Layout of four-terminal n-MOSFET in p-well
devices and measuring the magnitude of the current.
6.4.1. Source-drain leakage current, IDSo//:
Circuit diagram: See Figure 6.2.
Test conditions: IosoH is the current that flows in the reverse direction through
the drain diode with the gate biased so that the channel is turned off. Iososs
is measured with the body connected to the source, the gate connected to the
ground, and VDS = 5 V.
6.4.2. Source and drain diode leakage current, IDBt_ak:
Circuit diagram: See Figure 6.3.
Test conditions: II)m¢_,k is the sum of the leakage currents that flow through
the reverse-biased source and drain diodes to the body. IDBt_k will also include
leakage currents that flow through the gate oxide that overlaps the source and
drain junctions. IDme_k is measured with the drain connected to the source, the
gate connected to the body, and VDB = +5 V.
6.4.3. Gate leakage current, Icm_ak:
Circuit diagram: See Figure 6.4.
Test conditions: IGBt¢ak is the sum of the currents that flow from the gate to
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Figure 6.2: MOSFET source-drain leakage current, IDsoH, measurement circuit.
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Figure 6.3: Source and drain diode leakage, IDBIcak, measurement circuit.
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Figure 6.4: Gate leakage current, IcBt_,k, measurement circuit
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the body, source, and drain with the gate biased so the channel is on. IGBleak is
measured with the source and the drain connected to the body and VGB = 10 V.
6.4.4. Source-drain on current, IDSo..
Circuit diagram: See Figure 6.5.
Test conditions: IDso, is the current which flows between the source and the drain
with the channel turned on. IDso, is measured with the gate connected to the
drain, the source connected to the body, and VDs = 5 V.
D
G I B
-" I =
t IDs on
VDS-- 5V
Figure 6.5: Circuit for measuring source-drain on current, IDSo,
6.4.5. Source and drain diode breakdown voltage, Vonbd, and source and drain
isolation voltage, VOBGba
Circuit diagram: See Figure 6.6.
Test conditions: VDBba is the breakdown voltage measured across both the source
and drain diodes with 1 microampere forced in the reverse-bias direction through
the diodes. Vv,ba is measured with the source and the gate connected to the drain
and Ii9_ = 1 pA.
The source and drain isolation voltage, VDncbd, is measured the same way ex-
cept that the gate is also grounded. VrgRcha is somewhat lower than the source
and drain diode breakdown voltage because of parallel current flow through the
gate oxide induced by the fields at the edges of source and drain. If VOBGba is
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substantially lower than VDBbd a problem with the integrity of the oxide may be
suspected. This simple, semiquantitative oxide test is intended to serve as a flag
only.
iiii/iiii ¸¸
G B _ VDBbd® / ®v
DBGbd
Figure 6.6: Source and drain diode breakdown voltage, _t/rDBbd, and source and
drain isolation voltage, VDB_bd, measurement circuit
6.5. TEST RESULTS: Tables 6.2 and 6.3 show results obtained from one chip
with sets of four n- and p-MOSFETs with different gate widths, W, and lengths,
L, cf. the chapter on MOSFET-Quartet Model Parameters. For ease of orien-
tation, the data are arranged in the tables as they would appear in a W vs. L
plane. The transistors were fabricated in 1.6-/zm n-well technology. All transistors
turn on and off satisfactorily. IDSo, is approximately proportional to W/L. The
ratio 1DSoH/IDso, is less than 10 -6 for the n-channel and 10 -T for the p-channel
devices. The leakage and breakdown of the source and drain diodgs appear to
be normal. The source and drain isolation voltages are 3 to 4 V lower than the
diode breakdown voltages but still comfortably large in comparison to the supply
voltage.
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jTable 6.2: Gross Parameters extracted from n-MOSFET Quartet
W=7.2#m L=l.6#m L=4.8#m
IDSoH 64 pA 74 pA
IDBleak 5 pA 6 pA
IaBt_,,k 100 pA 192 pA
Ioso. 1.70 mA 0.70 mA
V_Bbd 19 V 18 V
VDBGb d 16 V 15 V
W=2.4#m L=l.6#m L=4.8/_m
IDSoff 1129 pA 114 pA
IDBle.k 188 pA 31 pA
I_;Bte.k 104 pA 69 pA
IDson 0.54 mA 0.21 mA
VDBbd 18 V 19 V
VDBGbd 15 V 15 V
Table 6.3: Gross Parameters extracted from p-MOSFET Quartet
W=7.2#m L=l.6#m L=4.8/_m
It)soil 14 pA 5 pA
II)Bleak 22 pA 20 pA
IGm_.k 22 pA 2 pA
IDSon 0.72 mA 0.23 mA
VDBbd 18 V 18 V
VDBCbd 14 V 14 V
W=2.4gm L--1.6gm L=4.8gm
IDSoIy 933 pA 10 pA
IDm_.k 63 pA 40 pA
IcBt_.k 39 pA 107 pA
It)so. 0.19 mA 0.06 mA
VDBbd 18 V 18 V
Vt)RGbd 14 V 14 V
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Chapter 7
MOSFET Quartet: Model
Parameters
7.1. TEST MODULE: The MOSFET Quartet consists of a set of four 4-terminal,
enhancement-mode MOSFETs, each having a different gate geometry. For the
CMOS process, separate Quartets are required for n-channel and p-channel tran-
Sistors. Each transistor fits completely within a 2 x 2 pad array.
7.2. PURPOSE: To extract a set of geometry independent parameters which allow
description of the behavior of 4-terminal MOSFETs by simple model equations.
First, geometry dependent parameters are extracted for each of the four MOS-
FETs operating in either the subthreshold, linear, or saturation regions. From
these "individual" parameters, "global" geometry independent parameters are
derived. The approach is designed for easy parameter extractiolr from a minimal
data set.
The MOSFET model used here is most like SPICE MOS3 [7.1] and is similar
to CASMOS [7.2] and MOSAID [7.3] models. The MOSFET model equations
are brought into a form which is linear in the unknown coefficients containing
the model parameters. Fast linear least-squares methods can then be used for
the parameter extraction [7.4]. Due to the simplicity of the model, the resulting
parameters still depend somewhat on the extraction equation and the placement
of points [7.5]. The following procedures are specified to ensure that the same
parameter values are extracted independent of the test system or operator. The
MOSFET model parameters are listed in Table 7.1.
The MOSFET model pertains to the circuit shown in Fig. 7.1, which shows an
"intrinsic" 3-terminal transistor with added source and drain series resistances,
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R, and source and drain to body diodes, making up the "extrinsic" 4-terminal
transistor. Note that the intrinsic gate and drain voltages, VG, and VD,, are
referenced to the intrinsic source S', whereas the (extrinsic) gate, drain, and body
voltages, Vo, VD, and VB are referenced to the (extrinsic) source S. From Fig. 7.1,
the relationship between the intrinsic and extrinsic voltages is:
VG, = VG - IcR (7.1)
and
vD, = vD - 2ICR. (7.2)
Note further that the (extrinsic) drain current, ID, is the sum of the channel
current, Iv, which is the intrinsic drain current, and the body current, IB:
ID = Ic + IB. (7.3)
In the following, equations for the channel current will be given which hold
separately in the linear and in the saturation region. In the subthreshold region,
the channel current is zero. For the body current, a solution which holds in
the subthreshold and in the active region will be used. The separation of the
cited regions is governed by the relation of gate and drain voltages relative to the
threshold voltage as indicated in Fig. 7.2. The threshold voltage, VT, is, in turn,
a function of the body voltage:
• /
y_ = y_,+ _v/2¢s - y. + y_s., (7.4)
where
ybi= 2¢s + vr,0 + y_ (7.5)
has been called built-in voltage, with ef being the Fermi potential in the body with
reference to the intrinsic level; VFBO the flatband voltage due to the workfunction
difference between the gate material and the bulk silicon and due to oxide traps;
and the flatband voltage shift Vit caused by interface traps [7.6]. The Fermi
potential depends on the body dopant density, N, like
ef = Yt In N/Ni, (7.6)
where Ni is the intrinsic carrier density of silicon and Vt = kT/q the thermal
voltage with k being Boltzmann's constant, T the absolute temperature, and q
the electronic charge. Again in Eq. 7.4, 7 is the body effect coefficient given by
_N
- C'_ ' (7.7)
7.2
kGATE
G I
" VG''_
DRAIN
D
..---... I B
D'
D' VD :/
S
SOURCE
BODY
A
w
B
Figure 7.1: Four-terminal n-MOSFET circuit model with source and drain series
resistances and source and drain diodes. Intrinsic voltages are denoted with primes
and extrinsic (applied) voltages are unprimed.
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Table 7.1: MOSFET Model Parameters.
Parameter Parameter name
Cf
Kp = I.toCox
AW
AL
we
L_
VT
YT0
Ybi
7
6
Do
O'
(0
0B
R
Rp
('7
A
I.o
7z
M
Mo
7,,,
y.
VFBo
(,
YBcut
po
Kwp
KLp
Intrinsic Fermi potential
Conduction factor
Intrinsic conduction factor
Decrease in channel width
Decrease in channel length
Effective channel width
Effective channel length
Threshold voltage
Threshold voltage for VR = 0
Built-in voltage
Body effect coefficient
Secondary body effect coefficient
Delta coefficient
Intrinsic gate-field mobility degradation coefficient
Extrinsic gate-field mobility degradation coefficient)
Body-voltage mobility degradation coefficient
Series resistance
Series resistance per unit width
Intrinsic drain-field mobility degradation coefficient
Extrinsic drain-field mobility degradation coefficient)
Carrier velocity saturation coefficient
Channel length modulation coefficient
Active region body current
Body-current body effect coefficient
Subthreshold slope (M-factor)
Intrinsic M-factor
M-factor body effect coefficient
Interface-trap voltage
Flatband voltage less interface-trap voltage
Intrinsic VD-dependent fitting factor
Extrinsic VD-dependent fitting factor)
Cutoff current
Cutoff voltage
Fat FET value of parameter p; p = 6, e, _1,0, OB,
Width coefficient of parameter p; P = D, E, H, T, T B, L
Length coefficient of parameter p; P = D, E, H, T, T B, L
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Vacut VT VDD
VG
Figure 7.2: Map of operating regions of MOSFET model parameters
7-5
wheree_is the dielectric constant of silicon and C'_ is the gate-oxide capacitance
per unit area. The term VT_, contains the short and narrow channel effects.
The threshold voltage of a "fat" transistor, i.e., one with dimensions so large that
Vr_, can be neglected, is denoted as
V:r/o = Vbi + 7_/_. (7.s)
The validity of Eq. 7.4 is restricted to not too large body voltages. We found
reasonable fitting for IvBI___2 v. Measurements at IvRI= o, 0.75,and 1.5V are
recommended. Note that VB values are negative for normal n-MOSFET opera-
tion. Although positive for normal p-MOSFET operation, they must be inserted
negative into Eq. 7.4 as well.
The drain voltages VD'sat(VG'), which separate the linear region from the satura-
tion region (cf. Fig. 7.2) are given by
vo,.,_,= 2(vc,- v_)lac , (7.9)
1 + _/1+ 2[(e-O')/abc2](VG,-VT)
where a = 1+8, b = I+9'(VG,--VT),and c= l+(O'/2ab)(Vc,-VT). Here 0'is the
gate-field mobility degradation coefficient, e is the velocity saturation coefficient,
and _ is the secondary body coefficient given by
__ Do +6_,, (7.1o)
where Do _ 7/4 and where _, contains the short and narrow channel terms.
In the linear region, i.e., VD, < VD,,,_t and VG, > VT, the channel current is
j3[Vc,- VT-- (1 + _)VD,/2]Vo, (7.11)
_rc= 1+ O'(Vo,- V:r)+ ¢'Vo, + OsV."
Here _3 is the conduction factor and _0 is the VD-dependent fitting factor given by
¢' = r/'(1 - 2Vz, + V_,) + e(2 - Vz,)Vz, + (.k - )(1 - Vz,)Vz, (7.12)
with Vz, = Vo,/Vt),_t; the intrinsic drain-field mobility degradation coefficient
?7'; the channel length modulation factor, $; and the intrinsic gate-field mobility
degradation coefficient, 0'. The 0B accounts for the body voltage dependence of
the mobility [7.7].
7-6
The expression of the channel current for the saturation region, i.e., Vo, > Vo,,.t
and VG, >_ VT, is derived from the linear region by substituting Vo'sat for Vo, in
Eq. 7.9 and reducing Eq. 7.12 to _' = e + A(1 - VD,/VD,,,t), resulting in
3[VG,- VT-- (1+ <5)VD,,,,t/2]VD,,,u . (7.13)Sc= 1+ _VO,,,,,+ e'(VG,- VT')- ,XVo,- VD,,<,,)+ eBV_,
.i ' An expression for the body current, IB, which holds in the subthreshold region,
where Vc < VT and lc = 0, as well as in the active region, where Vc > VT and
lc > 0, was derived from Swanson's subthreshold model [7.8] and the Antognetti
et al. subthreshold-active region model [7.9] by Blaes et al. [7.10] as
IBo(1 - exp[- Vo/Vt]) (7.14)
IB = 1 + exp[-(Vc VT)/MVt]"
This equation contains two parameters which still depend on the body voltage,
the first being
37zv, 2
= , (7.15)
Iso 2_/2¢_/- V,
where % has the same physical interpretation as 7 given in Eq. 7.5 but is treated
as an independent fitting parameter, and the second being
Mo Ji-'_m/212¢f- VB (7.16)
M = 1 - Vt/2(2_b! - VB) '
where for 7m holds what has been said about % and
Mo = 1 + _,/</,s (7.17)
is related to the interface trap voltage.
The validity of Eq. 7.14 is restricted to body currents above some minimum value,
I,c.l, due to leakage currents and noise in the transistor and in the instrumen-
tation. A procedure for determining IBc.t wiU be given in the test procedure
section.
The parameters 3, 6, e, */, 0, and A, which describe the behavior of individual
transistors, are dependent on the effective channel width and length, _V_ = W -
AW and L, = L - AL, which differ from the drawn quantities, W and L, by the
the two-sided shrinkages AW and AL, respectively.
The conduction factor is given by
?
we
3= Kp_,
7-7
(7.18)
whereKp =/_0C'x is the intrinsic conduction factor with go being the zero-field
channel mobility and C'x the gate oxide capacitance per unit area.
The dependence of the other individual parameters p = ,5,¢,_1,0,0B,_, is modeled
by
P = Po + Kwp/We + KLp/Le, (7.19)
where po is the parameter value for a "fat" transistor and KLp and KLW are
mainly empirical constants.
7.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The layout and
design principles of a single MOSFET have been briefly described in the previous
chapter. In order to extract geometry-independent parameters, four MOSFETs
[7.4] should be designed with the following dimensions. The minimum geometry
MOSFET has a channel length-to-width ratio of L,,,/Wm. The other three MOS-
FETs have ratios of NL,,,/Wm, L,_/NW,,,, and NLm/NWm with a recommended
N = 3. The layout of this MOSFET Quartet is shown in Fig. 7.3. If not prohib-
ited by design rules, the contacts should be elongated as shown and not created
from a series of minimum geometry contacts. This allows a more accurate calcu-
lation of the source-drain series resistance. The contact length, d, should be kept
constant as well as the distance between contact and gate, LeG. Both lengths
should be minimized.
7.4. TEST PROCEDURE:
H
7.4.1. Circuit diagram: See Fig. 7.4.
7.4.2. Test Conditions: First the threshold voltages are determined, from which
the boundaries of the three regions of operation can be estimated, cf. Fig. 7.2.
Then points (VG, Vo) for the measurement of ID are chosen in each region so that
simplified equations can be used for easy parameter extraction.
7.4.2.1. Threshold Voltage: In the model equations presented in the preceding
section the threshold voltage of a MOSFET has been implicitly defined as that
voltage at which the potential at the surface of the silicon bulk equals 2¢f. This
condition is difficult to verify experimentally, especially when Cf is not known
a priori. Therefore a procedural approach is used here which is based on the
maximum slope [7.11] of the _ versus Vc curve measured in the saturation
region with VD = VDD. For the extraction of the threshold voltage, the following
approximations are made:
1. The body current is ignored by setting IB = 0 so that Ip = Ic.
2. The expression for the channel current Eq. 7.13 is simplified by neglecting the
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Figure 7.4: Measurement of MOSFET model parameters
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terms with e, 0, A, and 6..
3. The difference between intrinsic and extrinsic voltages is neglected.
This leads to the simplified saturated drain current
= - (7.20)
It is assumed now that the preceding relation holds at the maximum slope of
the measured _ versus VG curve as illustrated in Fig. 7.5. Then the extracted
conduction factor is
(7.211j3,,,_ = 2 dVG ,.,,,J '
and the threshold voltage is
VT = VG,,,,,__ _ _ ,2IDm,_ (7.22)
where Vv,,,x and IDmax are the coordinates of the maximum slope point on the
V_D versus Va curve. This threshold voltage is taken to be representative for the
particular geometry and body voltage of the measured transistor. The conduction
factor, however, has been given the index max to indicate that it depends largely
on the used procedure. It will be determined more accurately later.
The point of maximum slope is determined by F (2) - d2F(ID)/dV_ = 0, where
F(ID) - V_D. The following procedure is used to find that point and the value
of the slope from a minimum set of data points: A set of N = 5 equidistant data
points, centered at VG_t_rt .'_ Vc,,,,,_ with increments of AVc, is acquired and the 5-
point smoothed second derivative of F in the center point evaluated, as explained
below. If that derivative is greater (smaller) than zero, an additional equidistant
data point at a larger (smaller) VG is taken, the point at the smallest (largest)
VG is dropped, and the second derivative is calculated again. This is repeated
until the second derivative changes sign. Then the point of maximum slope has
been bracketed, and no further data are needed. Recommended gate voltages
are: VG_t,,,t = VG(ID = l_tA) and AVG = 50mV. The method is illustrated in
Figureo) 7.6.(2)The first and second derivatives of the jthdatasetar_F()F( denoted byFj and F_ , respectively. An algorithm for calculating and from N _> 5
equidistant points by least-squares fitting to a cubic polynomial is described in
Appendix C. The results for N = 5, with the ith drain current in the jth data set
denoted by IDj+i and i = -2, -1, 0, 1, 2, are
r(l) __ __
dF(ID) 1
dYe 12AYv [F(IDj-2)-8F(IDs-,) + 8F(IDj+I)- F(Ios+2)] (7.23)
, . 7-11
./_ (VG-VT)
i _ IDmax t
"_ VT VGmax
_/D >> VDsat
GATE VOLTAGE, VG
Figure 7.5: Threshold voltage derived from the maximum slope method applied
to the MOSFET saturation region
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and
F (_) - d_F(ID) (7.24)d 2
1
- 7A.,_[2F(IDj-2 )v5-- F(Iej-1) - 2F(IDj) - F(IDj+I) + 2F(IDj+2)].
In the figure, the initial five-point data set, labeled Set 0, has a positive second
derivative, F0(2). Additional data sets, labeled Set 1, Set 2, and Set 3, have to be
formed by measuring additional ID(VG) values until the second derivative turns
negative. The values of VG and F at that inversion point, VGmax and F,,ax,
respectively, are then calculated from two-point linear interpolation using the
values measured on either side of the zero crossing of the second derivative. In
Fig. 7.6, these two values of the second derivative are F (2) and Fa(2). Thus, VG,,,_
is calculated from
F (2)
Vvma_ --- Vvk ÷ F(2) _(2) AUG, (7.25)
-- _k+l
where the index k refers to the left bracketing data set (Set 2 in the figure) and
k+l to the right bracketing one (Set 3 in the figure). The term Vc.a denotes the
center gate bias value of Set k. Likewise, Fm_ is calculated from
Fkl - ) (7.261
F_,_ = Fk + (Fk+l- -AVG -'
where Fk and Fk+l belong to the center values of the bracketing data sets.
Now, the value of the maximum slope of the F(ID) vs. Vc curve is determined
from the first and second derivatives of the two bracketing data sets using cubic
interpolation:
_ 1AVGG
AV3 _, k+i- _2k"k-{-1 + Fk(2))]SV2 (7.27)
G G ,
where 8Va = Vam,x - Vak. Implicit in this equation is the condition: V_,.k <
< Yak+ .
Now the parameters flm_._ and VT can be calculated from Eqs. 7.21 and 7.22,
respectively, as
f_,,,_ = 2(F(_1,)_) 2 (7.28)
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Figure 7.6: Five-point maximum slope method for determining the MOSFET
threshold voltage
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/and
_(3X
VT = Vam.x w(_)x. (7.29)
The procedure is carried out for VB = 0,-0.75,-1.5 V.
-:( ,
 i !ii
7.4.2.2. Cutoff body current, IBc,a: In the subthreshold region, Vc; < VT, the
channel current is zero in our model; hence, the drain current, ID, is given by
the body current IB. For V, >> Vt, Eq. 7.14 leads to the following simplified
subthreshold region current expression:
log IB = log(IBo - Is) + Vc - VT log e.
MVt
(7.30)
A plot of a measured log Io vs. VG curve is shown in Fig. 7.7. We define I_c,,t
now as that current at which the first inversion point of that curve occurs when
the current is lowered. The procedure, which searches for the second derivative
going through zero, is identical to the one described in the previous section if
one substitutes log Io for F, Ve_,,t for VG,_x, and log IB_ut for Fm_z, resulting in
Is_,a = 10 Fma_ • The procedure is carried out for VB = 0,-0.75,-1.5 V.
7.4.2.3. Subthreshold Current: The drain current is measured in the subthreshold
region, i.e., Va_,a < Vc < VT. For V8 = 0,-0.75,-1.5 V and a drain voltage of
VD = VDD, the gate voltage is chosen as Vc = VT(VB) -- sVt - (k/6)[Vr(Vs) -
sVt -Vc.c,a(Vs)] with k = 1,2,3,4,5; s = 1 for n-channel; and s = 0 for p-channel
transistors. This makes a total of 15 points in the subthreshold region, as shown
in Figure 7.8.
7.4.2.4. Linear Current: The expression for the channel current ,"Eq. 7.11, can be
transformed into a function of the extrinsic voltages, defined in Eqs. 7.1 and 7.2
as
_/[VG - VT -- (1 + 6)VD/2IVo (7.31)
I_ = 1 + O(Vc - VT) + (VD + OBVs"
with
and
0 = O' + 2fir (7.32)
¢ = ('- fir - 26fiR. (7.33)
In the derivation of these relations, terms oc I_ have been neglected. Furthermore,
if we choose Vo << Vos,t ._ (Va - VT), we can set (0 _ _/0, cf. Eq. 7.12. It is
recommended that the drain current be measured for body voltages of V8 =
0,-0.75,-1.5 V with the drain voltage be set to VD = 0.05, 0.1, 0.2, 0.5 V and the
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Figure 7.7: Vac_,t and IBc,,, derived from the maximum slope method applied to
the subthreshold region. In this example Vc_,,t = 0.583 V and Iscut = 3.97 nA.
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Figure 7.8: Subthreshold region extraction points (solid points) for body current
parameters, cf. Eq. 7.31. Open points are threshold voltages determined from the
maximum slope method.
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gate voltage to VG = VT(Vs) + (k/4)[Voo -- VT(V_)] with k = 2,3,4. This makes
a total of 36 points in the linear region, as illustrated in Fig. 7.9.
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a
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Z
<
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I
VD4= 500 mV ,,
VD3= 2OO mV
VB1 = 0
0 0.2 0.4 0.6 0.8 1.0
GATE VOLTAGE, VG (in units of VDD)
Figure 7.9: Linear region extraction points (solid points) for drain current pa-
rameters, of. Eq. 7.32. Open points are threshold voltages determined from the
maximum slope method.
7.4.2.5. Saturation Current: The drain current is measured in the saturation
region, i.e. Vc > VT and VD > VD,at _ (Va - VT), cf. Fig. 7.2. It is recommended
that for body voltages of VB = 0,-0.75,-1.5 V, the drain voltage be set to l_
= 0.8Voo,O.9VDD, I.0VDD and the gate voltage to Vc = VT(Vs) + (k/4)[VDD -
VT(VB)] with k = 1,2,3,4. This makes a total of 36 points in the saturation
region, illustrated in Fig. 7.10.
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Figure 7.10: Saturation region extraction points (solid points) for drain current
parameters, cf. Eq. 7.15. Open points are threshold voltages determined from the
maximum slope •method.
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7.4.3. Data reduction algorithms: In the following reduction procedures, the
known parameters are listed after the term "GIVEN", and the unknown pa-
rameters are listed after the term "FIND". Parameters are extracted using a
least-squares fit [7.12] of the model equations to the data. Thus, the number of
data points required is at least one more than the number of parameters to be
extracted. Extracted parameters are enclosed in angle brackets in the equations
shown below.
7.4.3.1. Subthreshold analysis: GIVEN ID(Vv, VB) in the subthreshold region
as specified by the test procedures, VT(Vs), Vt; FIND Iso, M(Vs). The data
reduction algorithm is obtained from Eq. 7.14. After linearizing this equation by
taking logarithms and assuming that VD >> Vt, the subthreshold drain currrent
ID _ IS is characterized by
1 Vc-VT
lnlD = (lnlBo(VB))I + ( M(Vs)) V_ (7.34)
7.4.3.2. Linear analysis: GIVEN ID(VG, VD, VB) as specified by the test proce-
dures, VT(VB); FIND fl, 0, _/, 7. The data reduction algorithm is obtained from
the channel current expression, Eq. 7.31 with ¢ _ _/, and Iv = ID -- IB. Further-
more, the 6 term can be neglected in the extraction region, resulting in
ID _- _DDD VD--(OB) ID (7.35)
_ D = (3 ) ( Vc -- VT -- ) -- (0 ) (Vc - VT ) - (_I) I D - (6 fl ) -_-- _ DVB ,
which is first solved for sets of 12 data points ID(VG, VD, VR) with Vs = const
in order to extract 6(VB) and then solved for body voltage independent fl, 0, _/,
and OB simultaneously for all 36 data points of each of the four transistors. The
6(VB) of this routine will be replaced later by values extracted from the saturation
region.
7.4.3.3. Conduction factor analysis: GIVEN fl(W, L); FIND Kp, AW, AL, We,
Le. The analysis follows from Eq. 7.18. This equation can be algebraically rear-
ranged to yield the following system of 4 linear equations:
3L = (Kp)W- (KpAW) + (AL)3. (7.36)
For the following equations the effective gate dimensions are now calculated as
We = W - AW and Le = L - AL.
7.4.3.4. Gate field mobility and series resistance analysis: GIVEN Kp, O, Le, We,
FIND 00, KWT, KLT or Rp, R. The source or drain series resistance is contained
in the extrinsic 0, cf. Eq. 7.32. Assuming that the source and drain series resistors
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have the same effective length L* between the contact and the channel for all four
transistors, the series resistance can be written as
R = Rp/W_ = RsL*/W,, (7.37)
where Rp is the source or drain resistance per unit width, and R, the sheet resis-
tance of the source drain regions.
The combination of this expression with the f_ expression, Eq. 7.18, and substitu-
tion into Eq. 7.32 leads to the extraction equation
0 = <00> + <KwT>/W_ ÷ <2RpKp + KLT>/L_, (7.38)
where We, L_, and Kp come from the preceding conduction factor analysis. For
L _> 1.6_m we obtained good fits of the current in the linear region by assuming
KiT ._ 0 and extracting Rp from the last term in Eq. 7.38. For L -- 1.2_um,
however, this procedure did not result in good fits. The results improved sub-
stantially by calculating Rp from Split-Cross-Bridge and Contact Resistor data
(see those chapters) and extracting KLT. The effective source or drain resistor
length is calculated as L* = LcG + AL/2 + Lt coth(d/Lt) with the transfer length
q/p/R_, where LCG is the drawn distance from contact to gate and p andL,
d are the resistivity and length of the contact, respectively. For consistency, we
recommend the latter procedure in general. The series resistance is in any case
calculated from Eq. 7.37.
7.4.3.5. Body-voltage mobility analysis: GIVEN 0B; FIND 0B0, KWTB, KLTB.
The global parameters of the body voltage mobility degradation coefficient are
extracted from
O, = (Oso) + (KwTs)/W_ + (KLTs)/Le. (7.39)
7.4.3.6. Threshold analysis: GIVEN ½.(V.), We, 2¢s or C'x; FIND Vbi, 7,
Vro, 2¢ I, KWG, KLG. We extract Vbi, 7, KWG, and KLG by fitting Eq. 7.4:
VT = (Vbi) + (7)y/2¢y -- V8 + (KwG)/W_ - (KwL)/L_ (7.40)
The goodness of the fit and even the value of 7 is quite insensitive to the value of
¢I, so that a rough idea of the doping will lead with Eq. 7.6 to reasonable results.
While 3-#m processes used doping densities of N _ 1015/cm 3 leading to 2¢.f _ 0.6
V, the doping density in the channel of 1.6-#m gate transistors is an order of mag-
nitude higher leading to 2¢i _ 0.7 V. In the context of the present publication,
we recommend using the information about the gate-oxide capacitance per unit
area, Cox = eo_/To_, extracted with the MOSFET capacitor (see that chapter),
together with Eq. 7.7 to calculate a second estimate of N. Because of the loga-
rithmic dependence of ¢1 on N, an iterative procedure including Eqs. 7.40, 7.7,
and 7.6 converges very rapidly.
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7.4.3.7. M-factor analysis: GIVEN M(VB), 2¢f, Vt; FIND Mo, 7,,, V_t, VFBO).
The data reduction algorithm follows from Eq. 7.16:
M 1-_ 2¢f_VB =(Mo)+(7,,)2¢2¢f_VB.
The interface trap voltage is calculated from Eq. 7.17 as
Vit= (Mo - 1)¢ s, (7.42)
and the flatband voltage due to workfunction difference and oxide traps is calcu-
lated from Eq. 7.8 as
VFB 0 = 2_f + V{t - Vbi (7.43)
for an n-MOSFET, and as
for a p-MOSFET.
Vrso=Vbl- 2¢s - _ (7.44)
7.4.3.8. IBo-factor analysis: GIVEN IBo(Vs), _, Vt, 2¢1; FIND %.
reduction algorithm follows from Eq. 7.15:
Zv_2
I.o = Vs"
The values for/3 come from the linear region analysis.
The data
(7.45)
7.4.3.9. Saturation analysis: GIVEN ID(VG, VD, VB) as specified by the test pro-
cedure, lso(Ve), VT(VB),/3, 0, 0S; FIND _(VR), e, A. The data reduction algorithm
follows from the channel saturation current expression, Eq. 7.13, which holds for
VG < VD + VT(VB). For Vc > VT(VB) + 3V_ we can replace Ic by ID -- Iso. The
values for/3 and 0 come from the linear region analysis. The extraction equation
is
Ic[1+ o'(vc, - vr) + osvs] - #(vv, - vr - Vo,,a,/2)Vo,,a,
= <b'(Vs)) - <e)VD,,,,,tIc + <A)(VD,- VD,,_,t)Ic, (7.46)
where Ic _ Io-I_o with Iso = %BV,2/2V/2_b I - V, and VD,,at is given by Eq. 7,9.
As VD,s_t depends also on 6 and e, a few iterations between Eqs. 7.9 and 7.46 are
necessary, starting with e = 6 = 0 in Eq. 7.9. This system is first solved for the
three groups of twelve data points with Vs = const separately in order to extract
6(VR). The parameters e and A, which appear to depend on Ve after this step,
are now consolidated by solving the complete system Eq. 7.46 of 36 equations
simultaneously with _(VB) as a known variable and only ¢ andA as (body voltage
independent) fitting parameters.
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7.4.3.10. Secondary body effect analysis: GIVEN 6(VB), 2¢ f, We, L_; FIND Do,
KwD, KLD. The data reduction algorithm follows from Eq. 7.10 as
1
6 = <Do> _/¢'2- I _ Vs + <KwD>/We + <KLD)/Le. (7.47)
7.4.3.11. Drain-field mobility analysis: GIVEN ?7, fl, R, 6, We, Le; FIND _/(_,
KWH, KLH. The global parameters of the drain-field mobility degradation factor
are obtained from
7'= rI + _R = (_?o) + (KwH)/W_ + (KLH)/L_. (7.48)
This equation has been derived from Eqs. 7.33 and 7.12 with term 6j3R neglected.
7.4.3.12. Velocity saturation analysis: GIVEN e, We, L¢; FIND e0, KWE, KLE.
The data reduction algorithm follows from Eq. 7.19 as
e = (%) + (KwE)/W_ + (KLE)/L_. (7.49)
7.4.3.13. Channel length modulation analysis: GIVEN A, We, Le; FIND A0, KWL,
KLL. The data reduction algorithm follows from Eq. 7.19 as
A : (Ao) + (KwL)/W¢ + (KLL)/L_. (7.50)
The the test and extraction procedures are summarized in Table 7.2.
7.5. RESULTS: The model presented above has been successfully applied to MOS-
FET Quartets fabricated in 2-, 1.6-, and 1.2-_um technologies. The extracted
global, i.e., geometry independent, parameters are quite stable and the goodness
of fit to the experimental data is only slightly deteriorated at 1.2 #m. We present,
therefore, a typical 1.2-#m result as the worst case.
Tables 7.3 and 7.4 list the global parameters for n- and p-channel MOSFETs
extracted from one Quartet each, located on the same chip. Also, the absolute
and relative errors are given. Most of the parameters with negative values are
essentially zero except OB, which must be negative in order to compensate for the
negative sign of VR. Large differences in AW and AL between n- and p-channel
devices have been seen in all fabrication runs.
Tables 7.5 and 7.6 list the individual n- and p-MOSFET parameters which were
calculated from the global parameters as a function of (W, L, Vs). The correlation
between the drain currents calculated from these parameters and those measured
over the entire linear and saturation regions (all data points in Figs. 7.12 and 7.13
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Figure 7.11: Maximum slope method for saturation region threshold voltage. In
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Table 7.2: MOSFET Parameter Extraction Procedures
Input variables Output variables
Test procedures
Vc.,t,rt, AVe, = 50mV,VB, VD = VDD
v_ = v_(v_)- _v, -(k/6)[v_(v_)- sV,
-Vcc,t(VB)]; k = 1,2,3,4,5
s = (1,0) for (n,p)-channel, VD = VOD, VB
vc = Vr(VR)+ (k/4)[VDD-- Vz'(VR)]
k --- 2,3,4
v. = (o.05,0.t,o.2,0.5)v, vR
v_ : V','(VR) + (k/4)[V,_,D- VI'(VR)]
k = 1,2,3,4
Vo = (O.S,O.9, 1.0)V, VR
VT(VR),V_c.,(VR)
]
) ID(subthreshold)
]
]
) I_(nnear)
J
]
) Ii_(saturation)
J
Data reduction procedures
h_(subthreshold), Vr( VR )
ID(linear), Vr(VR )
3
O, Kp, W_,L¢,[R:,p*]
OB
Vr(VR), W_, L_, 2¢}, IV'x]
M(VR), 2¢y
IRo(VR), fl, 2¢]
Iv(saturation),IRo(VR), Vr(VR ), fl, 0, 0R
_(vR),2¢s,wo,Lo
7,fl, R, W_,L_
e, W.,L.
_,W_,L.
IRo(VR),M(VR)
3, O,11,OR
Kp, AW, AL, W_., L_
0o, KWT, [KLT], Rv, R
OBO_ KWTR_ KLTB
V_i, 7, VTo, [2¢]], Kwc, KLC
Mo, 7m, V., VrRo
7,
_(vR),_,_
Do, KWD, KLD
r/o, KWH, KrH
%_ KWE_ KLE
)tO, KWL, KLL
Throughout VR = (0, -0.75, -1.5)V; [] optional; _ auxiliary parameters
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Ltop or bottom plots) is for each (W, L, VB) expressed in the correlation coefficient
CC. The average correlation coefficients for the n- and p-channel transistors are
0.9990 and 0.9994, respectively.
Figs. 7.12 and 7.13 show, as typical examples, measured data points and calcu-
lated curves for n- and p-channel transistors the correlation coefficient of which
happened to coincide with the just mentioned averages. The ID vs. VD plots
emphasize the saturation region, the ID/VD vs. Vc plots the linear region, and
the log ID vs. VG the subthreshold region. The data points used in the param-
eter extraction procedures are filled by a cross. Both figures show good fits in
all regions; however, the n-channel transistor curves show the larger deviations,
as expected from the smaller correlation coefficient. No systematic dependence
of CC on (W, L, VB) has been seen. Correlation coefficients for transistors with
L,, > 1.6#m were consistently greater than 0.9990.
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Table 7.3: Global Model Parameters for n-Channel Transistors of 1.2- #m CMOS
N-Well Process
GIVEN: Rs(Q/sq) = 80.70
p(Q tan2) = 77.59
Tox(nm) = 21.40
SUBSTRATE: NSUB (cm -3 ) = 2.83E+16
2%f(V) = 0.749
BETA: KP(_A/V2)=_oCo = 87.609 ± 1.869 ( 2.13%)
5W(pm) = 0.383 ± 0.038 ( 10.02%)
5L(pm) = 0.362 ± 0.037 ( 10.30%)
THRESHOLD: VTfZ(V) = 0.779 ± 0.059 ( 7.59%)
VFB(V) = 0.537 ± 0.050 ( 9.33%)
F(/V) = 0.606 ± 0.036 ( 5.99%)
KLG(V*Bm) = 0.133 ± 0.021 ( 16.06%)
KWG(V*Bm) = -0.005 ± 0.037 (-817.91%)
DELTA: DO(/V) = 0.187 ± 0.035 ( 18.76%)
KLD(Hm) = 0.365 ± 0.029 ( 7.95%)
KWD(Bm) = 0.185 ± 0.050 ( 27.22%)
THETA: 0H(1/V) = 0.071 ± 0.007 ( 9.79%)
KLT(Mm/V) = 0.061 ± 0.006 ( 9.70%)
KWT (#m/v) = 0.067 ± 0.010 ( 15.41%)
THETAB: ObZ(I/V) = -0.0230 ± 0.0041 ( -18.00%)
KLTB(#m/V) = -0.0061 ± 0. 0035 (-58.05%)
KWTB(#m/V) = -0.0456 ± 0.0061 ( -13.47%)
ETA: HZ(I/V) = -0.048 ± 0.001 ( -1.91%)
KLH(#m/V) = 0.039 ± 0.001 ( 1.96%)
KWH(pm/V) = 0.005 ± 0.001 ( 25.86%)
EPSILON: EZ(I/V) = 0.068 ± 0.039 ( 57.18%)
KLE(#m/V) = 0.478 ± 0.033 ( 6.96%)
KWE(Bm/V) = -0.045 ± 0.058 (-130.05%)
LAMBDA: LZ(I/V) = 0.000 ± 0.002 ( 816.06%)
KLL(#m/V) = 0.038 ± 0.002 ( 6.43%)
M: MO(unitless) = 1.117 ± 0.079 ( 7.11%)
Vit(V) = 0.044 ± 0.030 ( 68.06%)
Fm(/V) = 0.810 ± 0.176 ( 21.69%)
IBZ: Fz(/V) = 3.384 ± 0.317 ( 9.38%)
7-27
Table 7.4: Global Model Parametersfor p-ChannelTransistorsof 1.2- #m CMOS
N-Well Process
GIVEN: Rs(Q/sq) = 130.00
p(Q /tm2) = 70.72
Tox(nm) = 21.40
SUBSTRATE:NSUB(cm -3 ) = 1.64E+16
2%f(V) = 0.720
BETA: KP(_A/V2)=ooCo = 29.058 ± 0.010 ( 0.04%)
_W(_m) = 0.471 ± 0.001 ( 0.12%)
_L(_m) = -0.030 ± 0.001 ( -2.49%)
THRESHOLD: VTfZ(V) = 0.967 ± 0.025 ( 2.58%)
VFB(V) = -0.253 ± 0.021 ( -8.42%)
F(fV) = 0.461 ± 0.015 ( 3.30%)
KLG(V*Om) = 0.148 ± 0.015 ( 10.07%)
KWG(V*Om) = 0.001 ± 0.015 (1027.45%)
DELTA: DZ(fV) = 0.183 ± 0.021 ( 11.61%)
KLD(om) = 0.304 ± 0.027 ( 9.02%)
KWD(_m) = 0.096 ± 0.027 ( 28.53%)
THETA: 8Z(I/V) = 0.135 ± 0.008 ( 5.79%)
KLT(om/V) = 0.023 ± 0.010 ( 43.91%)
KWT(_m/V) = 0.080 ± 0.010 ( 12.50%)
THETAB: SbZ(i/V) = -0.0760 ± 0.0025 ( -3.25%)
KLTB(tnn/V) = 0.0016 ± 0.0032 ( 204.36%)
KWTB(om/V) = -0.0137 ± 0.0032 ( -23.04%)
ETA: HZ(I/V) = 0.020 ± 0.001 ( 3.45%)
KLH(_m/V) = 0.012 ± 0.001 ( 7.85%)
KWH(om/V) = -0.019 ± 0.001 ( -4.66%)
EPSILON: EZ(I/V) = 0.058 ± 0.014 ( 23.70%)
KLE(om/V) = 0.154 ± 0.018 ( 11.74%)
KWE(_m/V) = 0.008 ± 0.018 ( 223.91%)
LAMBDA: LZ(I/V) = 0.001 ± 0.002 ( 232.22%)
KLL(om/V) = 0.091 ± 0.003 ( 3.33%)
M: MO(unitless) = 1.300 ± 0.105 ( 8.09%)
Vit(V) = 0.108 ± 0.038 ( 35.03%)
Fm(/V) = 0.434 ± 0.230 ( 52.88%)
IBZ: Fz(/V) = 3.434 ± 0.215 ( 6.26%)
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Table 7.5: Individual Model Parameters for n-Channel Transistors of 1.2 -#m
CMOS N-Well Process
L w vB fl VT 8 O' _ _ X
1.20 5.40 0.00 5.24E-04 0.620 -0.183 0.131 0.000 0.493 0.045
3.60 5.40 0.00 1.36E-04 0.737 0.140 0.077 -0.034 0.070 0.012
3.60 1.80 0.00 3.83E-05 0.735 0.234 0.043 -0.032 0.048 0.012
1.20 1.80 0.00 1.48E-04 0.618 -0.089 0.097 0.003 0.471 0.045
1.20 5.40 -0.75 5.24E-04 0.837 -0.246 0.131 0.000 0.493 0.045
3.60 5.40 -0.75 1.36E-04 0.955 0.077 0.077 -0.034 0.070 0.012
3.60 1.80 -0.75 3.83E-05 0.952 0.170 0.043 -0.032 0.048 0.012
1.20 1.80 -0.75 1.48E-04 0.835 -0.152 0.097 0.003 0.471 0.045
1.20 5.40 -1.50 5.24E-04 1.004 -0.274 0.131 0.000 0.493 0.045
3.60 5.40 -1.50 1.36E-04 1.121 0.049 0.077 -0.034 0.070 0.012
3.60 1.80 -1.50 3.83E-05 1.119 0.142 0.043 -0.032 0.048 0.012
1.20 1.80 -1.50 1.48E-04 1.002 -0.180 0.097 0.003 0.471 0.045
L W VB IBZ M Temp IDZ 8b
1.20 5.40 0.00 6.85E-07 1.609 300.0 1.31E-If -0.0378
3.60 5.40 0.00 1.77E-07 1.609 300.0 7.86E-12 -0.0356
3.60 1.80 0.00 5.01E-08 1.609 300.0 3.54E-II -0.0556
1.20 1.80 0.00 1.93E-07 1.609 300.0 9.84E-12 -0.0640
1.20 5.40 -0.75 4.84E-07 1.463 300.0 3.36E-II -0.0378
3.60 5.40 -0.75 1.25E-07 1.463 300.0 1.43E-II -0.0356
3.60 1.80 -0.75 3.54E-08 1.463 300.0 1.52E-II -0.0556
1.20 1.80 -0.75 1.37E-07 1.463 300.0 2.05E-II -0.0640
1.20 5.40 -1.50 3.95E-07 1.399 300.0 2.60E-II -0.0378
3.60 5.40 -1.50 1.02E-07 1.399 300.0 3.35E-II -0.0356
3.60 1.80 -1.50 2.89E-08 1.399 300.0 3.43E-II -0.0556
1.20 1.80 -1.50 1.12E-07 1.399 300.0 1.79E-II -0.0640
R CC
42.1 0.9981
42.1 0.9995
149.0 0.9997
149.0 0.9981
42.1 0.9979
42.1 0.9999
149.0 0.9993
149.0 0.9986
42.1 0.9989
42.1 0.9999
149.0 0.9995
149.0 0.9982
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rTable 7.6: Individual Model Parameters for p-Channel Transistors of 1.2 - #m
CMOS N-Well Process
h w VB _ VT 8 O' _ ¢ X
1.20 5.40 0.00 1.16E-04 0.847 -0.012 0.138 0.026 0.068 0.075
3.60 5.40 0.00 3.95E-05 0.927 0.152 0.125 0.019 -0.014 0.026
3.60 1.80 0.00 1.06E-05 0.927 0.205 0.081 0.009 -0.010 0.026
1.20 1.80 0.00 3.14E-05 0.848 0.041 0.094 0.015 0.073 0.075
1.20 5.40 -0.75 1.16E-04 1.015 -0.077 0.138 0.026 0.068 0.075
3.60 5.40 -0.75 3.95E-05 1.094 0.087 0.125 0.019 -0.014 0.026
3.60 1.80 -0.75 1.06E-05 1.095 0.140 0.081 0.009 -0.010 0.026
1.20 1.80 -0.75 3.14E-05 1.016 -0.024 0.094 0.015 0.073 0.075
1.20 5.40 -1.50 1.16E-04 1.143 -0.105 0.138 0.026 0.068 0.075
3.60 5.40 -1.50 3.95E-05 1.222 0.059 0.125 0.019 -0.014 0.026
3.60 1.80 -1.50 1.06E-05 1.223 0.112 0.081 0.009 -0.010 0.026
1.20 1.80 -1.50 3.14E-05 1.144 -0.052 0.094 0.015 0.073 0.075
L W VB IB_ M Temp ID_ 8b
1.20 5.40 0.00 1.57E-07 1.580 300.0 3.41E-II -0.0767
3.60 5.40 0.00 5.33E-08 1.580 300.0 3.94E-II -0.0792
3.60 1.80 0.00 1.44E-08 1.580 300.0 1.66E-12 -0.0850
1.20 1.80 0.00 4.24E-08 1.580 300.0 4.94E-II -0.0859
1.20 5.40 -0.75 1.10E-07 1.495 300.0 5.48E-II -0.0767
3.60 5.40 -0.75 3.73E-08 1.495 300.0 5.42E-II -0.0792
3.60 1.80 -0.75 1.01E-08 1.495 300.0 3.22E-II -0.0850
1.20 1.80 -0.75 2.97E-08 1.495 300.0 5.88E-II -0.0859
1.20 5.40 -1.50 8.97E-08 1.459 300.0 2.72E-II -0.0767
3.60 5.40 -1.50 3.04E-08 1.459 300.0 4.35E-II -0.0792
3.60 1.80 -1.50 8.19E-09 1.459 300.0 2.62E-II -0.0850
1.20 1.80 -1.50 2.42E-08 1.459 300.0 1.lIE-If -0.0859
R CC
81.7 0.9998
81.7 0.9998
302.9 0.9998
302.9 0.9994
81.7 0.9993
81.7 0.9997
302.9 0.9991
302.9 0.9998
81.7 0.9995
81.7 0.9996
302.9 0.9989
302.9 0.9998
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Figure 7.13: Characteristics of p-channel MOSFET with correlation CC = 0.9994
between model (curves) and data (points). Filled points used for parameter ex-
traction. Emphasis on linear (top), subthreshold (middle) and saturation region
(bottom).
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i:i Chapter 8
Inverter
8.1. TEST MODULE: The CMOS/Bulk inverter is a 4-terminal structure fitting
completely within a 2 x 2 pad array.
8.2. PURPOSE: To measure the first four parameters listed in Table 8.1 char-
acterizing a three-piece linear approximation of an inverter transfer curve and to
calculate a noise margin. As Fig. 8.1 shows, Von is the inverter output voltage
Vo for nominal low input voltage, VI -- 0, and VOL is the output voltage for a
nominal high input voltage, V_ -= VDD. The point where output equals input volt-
age is called the inverter threshold voltage, VTi,, and the magnitude of the slope
of the transfer curve in that point is called the inverter gain G. The parameters
extracted from the CMOS/Bulk Inverter are listed in Table 8.1.
Table 8.1: Parameters extracted from CMOS/Bulk Inverter
Parameter Parameter Name
VOH Output voltage high
VoL Output voltage low
VTin,, Threshold voltage
G Gain
V,m Noise margin
8.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The layout of a
p-well CMOS inverter is shown in Figure 8.2. It is recommended that the channel
length of the n-MOSFET, L,, equal the length of the p-MOSFET, LI,, and that
the channel lengths be designed at the minimum rule. In addition, the channel
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width of the p-MOSFET, Wp, should be 3/2 times the width of the n-MOSFET
and that Wn be designed using the minimum rule. Thus, the conductance of
the p- and n-MOSFETs will be approximately equal since the electron mobility
is approximately 3/2 times larger than the hole mobility. The critical design
parameters for the CMOS/Bulk Inverter are summarized in Table 8.2.
VDD
vOH
VOL
O
O VDD
Figure 8.1: Inverter transfer curve and three-piece linear approximation.
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Figure 8.2: Layout of a p-well OMOS inverter.
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Table 8.2: Critical design parameters for CMOS/Bulk Inverter
Parameter Parameter Name Value
L, n-channel length Minimum
L n p-channel length L,
W, n-channel width Minimum
Wp p-channel width 1.5W,
8.4. TEST PROCEDURE:
8.4.1. Output voltage high, VOH, and output voltage low, VOL:
8.4.1.1. Circuit diagram: See Figure 8.4. A supply voltage of VDD = 5 V i8
connected to the VDD terminal. A voltage source is connected to the inverter
input and set to VI, and the inverter output voltage, Vo is measured with a
voltmeter.
VDD = 5V
!
y-
>o
VI (
Figure 8.3: Inverter, VOH and _)L, measurement circuit.
8.4.1.1. Test conditions: The parameters VOH and _L are the measured output
voltages for VI = 0 V and VI = VDo = 5 V, respectively.
8.4.2. Inverter threshold voltage, VTm,:
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VDD = 5V
q
[>
) VTinv
Figure 8.4: Inverter threshold voltage, VTi,_, measurement circuit.
8.4.2.1. Circuit diagram: See Figure 8.4. The inverter input is connected exter-
nally to the inverter output and the output voltage measured.
8.4.2.2. Test conditions: The test is set up so that Vo = VTi,_.
8.4.3. Inverter gain, G:
8.4.3.1. Circuit diagram: See Figure 8.5. Same circuit as for inverter output level
measurement.
8.4.3.2. Test conditions: The inverter gain G is determined from a two-point
method in which the inverter output voltage is measured at the inverter input
voltages VTi,_ + AV and VTi,_ - AV, where AV = 25 mV.
Table 8.3: Test input/output parameters for CMOS/Bulk Inverter
Input Parameter Output parameter
Output logic levels:
V1 = O, Voo Vo = _,, Vo_
Inverter threshold voltage:
V1=Vo Vo=VTi._
Inverter gain:
IIi = VTi,,_=t=25 mV Vo = VTi.. + G×25 mV
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VI C)Vo veils_
VOL
Figure 8,5: Inverter gain, G, measurement circuit.
8.4.3.3. Data reduction algorithm: The inverter gain is determined from:
a = Vo(V_= VT_._-- AV)- Vo(V_= VT,.v+ AV)
2AV
(8.1)
8.4.4. Inverter noise margin If,,,:
8.4.4.1. Data reduction algorithm: The inverter noise margin is calculated from
the inverter parameters described above using the so-called maximum square
method [8.1]. This method implies that the noise margin V,,, is defined by that
DC voltage increment which changes the output state of a long chain of inverters
or that of a bistable latch when applied in an adverse sense to all inputs simul-
taneously. The method is illustrated in Figure 8.6 using the three-piece linear
approximations of transfer curves. Two cases must be distinguished depending
on the size of VTinv. Assuming VOL _ 0 and VoH _ Veo, we obtain for the case
when VTi,,, > Vee/2,
1)(Vet) - VFi,,,,)V... = (1- _ . , (8.2)
and when VTi,_ < VDD/2,
1 V-
V,,,, _ (1 - _) :ri,,,,. (8.3)
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Figure 8.6: Inverter noise margin as derived from the maximum square method
for two ranges of Vri,_. The sides of the squares give the noise margins, V,,,.
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8.5. TEST RESULTS: The logic levels VOL and VOH should be very close to 0
and VDD = 5V. Deviations can be caused by bad contacts. For the designed
transistor width ratio the threshold voltage, VTi,., should be close to VDI)/2. For
the inverter gain, G, we have measured values between 10 and 20.
8.6. REFERENCES AND FURTHER READING:
8.1 C. F. Hill, "Noise margin and noise immunity in logic circuits," Microelec-
tronics (London), 1 (5), 16 (1968)
8.2 M. G. Buehler, and T. W. Griswold, "The Statistical Characterization of
CMOS Inverters Using Noise Margins," Electroehem. Soc. Extended Abs., 257,
391-392 (1983)
8.3 M. G. Buehler and H. R. Sayah, "Addressable Inverter Matrix for Process
and Device Characterization," Solid State Technology, 28_ No. 5, pp. 185-
191 (1985)
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Chapter 9
Ring Oscillator
9.1. TEST MODULE: Ring oscillator or other AC test structure.
9.2. PURPOSE: To evaluate inverter gate delay.
9.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The specific ge-
ometrical description of this device is dependent upon the specific design rules and
devices used. In Figure 9.1, the logic design of a typical ring oscillator is shown.
However, to achieve accurate results, several design rules must be followed:
IN
OUT
L
t
2N+1 2N
OUTPUT BUFFER
Figure 9.1: The ring oscillator, where N is an integer.
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1. The number of stages in the oscillator must be an odd number (usually a
prime number) that is large enough to allow each inverter to fully reach the
high or low state after switching. If the output is not allowed to reach its
final value before the input begins to change again, the ring oscillator will
oscillate at abnormally high frequencies.
2. The output buffer inverter should be designed using minimum geometry tran-
sistors to add minimum capacitive load to the oscillator.
3. The output buffer should be provided with separate power and ground so
the power drawn by the oscillator can be accurately measured.
4. The circuit should include a NAND gate trigger to allow control of the onset
of oscillation, preventing the propagation of multiple pulses.
9.4. TEST PROCEDURE: The actual test procedure for this device is to be left
to the discretion of the manufacturer.
9.5. FURTHER READING:
9.1 M. G. Buehler, "Microelectronic Test Chips for VLSI Electronics," in VLSI
Electronics: Microstructure Science, 6, Academic Press, 554-556 (1983)
9.2 C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley,
Reading, Massachusetts, 235-236 (1980)
9.3 N. Sasaki, "Higher Harmonic Generation in CMOS/SOS Ring Oscillators,"
IEEE Trans. Electron Devices, ED-29,280-283 (1982)
9.4 T. W. Houston, "Comments on Higher Harmonic Generation in CMOS/ SOS
Ring Oscillators," IEEE Trans. Electron Devices, ED-30,958-959 (1983)
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Chapter 10
Timing Sampler
10.1. TEST MODULE: CMOS/Bulk timing sampler.
10.2. PURPOSE: To evaluate inverter pair propagation delay.
10.3. GEOMETRICAL DESCRIPTION/DESIGN PRINCIPLES: The timing sam-
pler structure allows the direct measurement of the on-chip inverter propagation
delay. The circuit schematic diagram of this structure is shown in Figure 10.1.
This circuit consists of an inverter chain and two Muller C-element latches. The
latches are connected to the inverter chain at the input and output of an inverter-
pair (nodes b and br). The critical design dimensions are the width and length of
the MOSFETs in the inverters.
10.4. TEST PROCEDURE: Delays are measured for rising and falling step inputs.
The latch connected to node b will trip when the step input signal, IN, reaches
node b. The time of arrival of the signal at node b is determined by adjusting
the step enable signal, EN, to coincide with the time of arrival of the IN signal
at node b. The inverter-pair delay is determined by subtracting the signal arrival
times measured at node b from that measured at node b r.
10.5. FURTHER READING:
10.1 B. R. Blaes, M. G. Buehler, and Y-S Lin, "Propagation Delay Measurements
from a Timing Sampler Intended for use in Space", [EEE Trans. Nucl. Sci.,
NS-34, 1470-1473 (1987)
10.2 B.R. Blaes and M.G. Buehler, "Inverter Propagation Delay Measurements
Using Timing Sampler Circuits", Proc. IEEE 1989 Int. Conf. M icroelec-
tronic Test Structures, 2,227 (1989)
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Figure 10.1: Circuit diagram of the timing sampler for measurement of inverter
propagation delay.
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Appendix A
Currently Used 2 x N Probe Pad Arrays
Two probe-pad configurations used in the semiconductor industry are shown in
this appendix. Probe Pad Arrays No. 1 and No. 2 are shown in Figures A1 and
A2, respectively. Array 1 is bondable, array 2 is not; however, there is a significant
space savings when this layout is used. The layout of the test strip using Probe
Pad Array No. 1 is illustrated in Figure 1.1. The stacking box (indicated by the
dashed lines) is used when butting multiple probe-pad-array blocks together to
assure uniform pad spacing and test strip probe-ability. The bounding box, which
defines the boundary of usable and unusable space, is indicated by the dotted
lines. Features cannot be located outside the bounding box unless they extend
beyond the end of the probe-pad contact area such as in the case of the area
MOSFET and ring oscillator test structures illustrated in Figure 1.1.
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Figure AI: Probe-pad array No. 1.
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Figure A2: Probe-pad array No. 2.
A-3
I i
. _i, ? •
• I¸ _ _ t
Appendix B
Geometrical Design Rules
:ii / '
The notation for the rule set used to design the CMOS Process Monitor is listed
in Table B1. The design rules are listed in Table B2. It is a modification of re-
vision six of the MOSIS CMOS scalable rule set which is taken from the MOSIS
CMOS-Bulk design rules, dated February, 1988. This is a double-metal single-
poly enhancement MOSFET process which does not use split butting or buried
contacts. The complete design rule set is available from MOSIS/ISI. The design
rule set given here is for a 2#m process. All dimensions used in Table B2 are
in micrometers. Table Ba is provided to define the process and CIF or CALMA
GDS-2 layer names.
A personalized CMOS Process Monitor can be obtained by entering the data
requested in Tables B2 and B3. A column has been left for the fabricator to
insert the dimensions of his rules in Tables B2 and B3. The submission of your
rule set dimensions and layer names to JPL will allow preparation of a personalized
tape containing the CMOS Process Monitor. When providing your rule set, please
give any additional information that is relevant to making a successful transition
of the CMOS Process Monitor to you. That is, if there are additional rules that
should be known, please list them.
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Table BI: Geometrical Design Rule Notation.
Layer Layer
Dimensions Names Modifiers
S = Space
O = Overlap
W = Width
L = Length
W = Well
A = Active
P = Polysilicon
I = Select
C = Contact Cuts
M = Metal # 1
M2= Metal@2
V = Via
G = Glass
XT = MOSFET
n = n-type
p = p-type
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?Layer
Symbols
L:nXT
W:nXT
L:pXT
W:pXT
S:WW
W:W
S:AA
S:AW
W:A
W:P
S:PP
S:PA
O:PA
O:IA
W:I
S:II
S:IA
O:IA
O:IXT
W:C
S:CXT
O:MIC
O:PC
Table B2: Geometrical Design Rule Specification.
JPL Fabricator
Dimensions Dimensions Symbol Description
(#m) (#m)
= 2.0
= 3.0
= 2.0
= 3.0
----6.0
= 10.0
= 3.0
= 5.0
= 3.0
= 2.0
= 2.0
= 1.0
= 2.0
= 2.0
= 2.0
= 2.0
= 2.0
= 2.0
= 2.0
= 2.0
= 2.0
= 1.0
= 1.0
n-MOSFET minimum drawn chan-
nel length
n-MOSFET minimum drawn chan-
nel width
p-MOSFET minimum drawn chan-
nel length
p-MOSFET minimum drawn chan-
nel width
Spacing Well to Well (same poten-
tial)
Linewidth of Well
Spacing Active to Active
Spacing Active to Well Boundry
Linewidth of Active
Linewidth of Poly
Spacing Poly to Poly
Spacing Field Poly to Active
Overlap Poly over Active
Overlap Select beyond Active
Linewidth of Select
Spacing Select to Select
Spacing Select to Active
Overlap Select to Active
Overlap Select to MOSFET Gate
Width of Contact
Spacing Contact to MOSFET Gate
Overlap of Metal 1 to Contact
Overlap of Poly to Contact
continued
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Table B2: GeometricalDesignRule Specification- continued.
Layer
Symbols
JPL Fabricator
Dimensions Dimensions
(#m) (#m)
Symbol Description
O:AC = 1.0
S:CC = 2.0
S:CA = 3.0
W:V = 2.0
O:MIV = 1.0
O:M2V = 1.0
W:M = 3.0
S:MM = 3.0
W:M2 = 3.0
S:M2M2 = 4.0
Overlap of Active to Contact
SpacingContact to Contact
SpacingContact to p-Active
Width of Via
Overlap 1st Metal beyondVia
Overlap 2nd Metal beyondVia
Width of 1st Metal
Spacingof Metal to Metal
Width of 2nd Metal
Spacingof 2nd Metal to 2nd Metal
•/
* = p-Well or twin-well process only
** = n-Well or twin-well process only
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Table B3: Process Definition and Layer Naming Conventions (MOSIS)
Process (check one):
___ p-Well ___ n-Well ___ twin Well
Contacts currently used in the Process Monitor:
The Process Monitor uses only three types of contacts. The Cuts
layers specify contacts to Active and Poly from First Level Metal.
Contacts from First to Second-Level Metal are called out by the Via
layer. Direct contact from the Second-Level Metal to Active or Poly
is assumed to be unsupported unless otherwise specified.
Layer Name CIF CALMA Fabricator
P-Well CWP 53
N-Well CWN 42
Active CAA 43
Poly CPG 46
P-Select (P+Implant) CSP 44
N-Select (N+Implant) CSN 45
Contact Cut: Metal to Active CCA 48
Contact Cut: Metal to Poly CCP 47
Metal 1 CMF 49
Metal 2 CMS 51
Via CVA 50
Glass/Passivation COG 52
Other ( )
Other ( )
Other ( )
Note that each of these layers translates directly to the corresponding
mask layer. No Boolean or sizing functions are used. If your software
requires layers to be defined differently, please explain on a separate
page.
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Appendix C
Smoothed First and Second Derivatives
If we have a set of N = 2m+ 1 data points (xi, yi),i = --m, ..., m, with equidistant
xi, then the first and second derivatives about the center value, x0, denoted F 0)
and F (2), respectively, can be calculated by
F(1)= ddYxXo= _-_ CilmYii=-m M..Ax
and
F(2) d2y _ Ci2mYi
_- _X 2 = M2mAx2 ,
Xo
i=-m
where Ax is the increment between successive zi values, C_lm and Ci2,, are the first
and second derivative smoothing coefficients, and Mlm and M2m are normalization
factors. The smoothing coefficients and normalization factors for the first and
second derivatives are listed in Tables C1 and C2, respectively. These coefficients
were derived from least-squares fitting of a cubic polynomial to the data sets [C1],
[c2].
REFERENCES
C1 A. Savitzky and H. J. E. Golay, "Smoothing and Differentiation of Data by
Simplified Least Squares Procedures," Analytical Chemistry, 36, 1627 (1964)
C2 J. Steinier, Y. Termonia, and J. Deltour, "Comments on Smaothing and Dif-
ferentiation of Data by Simplified Least Square Procedure," Analytical Chemistry,
44, 1906 (19"/2)
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Table C l: Smoothing coefficients for calculating the first derivative at the
central point of a set of data least-squares-fitted to a cubic polynomial.
N 13 11 9 7 5
m 6 5 4 3 2
Mlm 24024 5148 1188 252 12
C-61m 1133
C-51m -660 300
C-41m -1578 -294 86
C_3,_ -1796 -532 -142
C-21_ -1489 -503 -193
C-11_ -832 -296 -126
C-o1_ 0 0 0
Cllm 832 296 126
C21m 1489 503 193
C31m 1796 532 142
C41m 1578 294 -86
C_1_ 660 -300
C61_ -1133
22
-67 1
-58 -8
0 0
58 8
67 -1
-22
Table C2: Smoothing coefficients for calculating the second derivative at the at
the central point of a set of data least-squares-fitted to a cubic polynomial.
N 13 11 9 7 5
m 6 5 4 3 2
M2_ 1001 429 462 42 7
C-62m 22
C-52_ 11 15
C-42,, 2 6 28
C-32m -5 -1 7
C-22m -10 -6 -8
C-12m -13 -9 -17
Co2_ -14 -10 -20
C12m -13 -9 -17
C22m -10 -6 -8
C32m -5 -1 7
C42m 2 6 28
C_2m 11 15
C6_m 22
5
0 2
-3 -1
-4 -2
-3 -1
0 2
5
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